作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2006, Vol. 32 ›› Issue (15): 215-217. doi: 10.3969/j.issn.1000-3428.2006.15.076

• 工程应用技术与实现 • 上一篇    下一篇

一种卷积滤波器大容量延迟线实现新方法

朱耀东   

  1. 嘉兴学院信息工程学院,嘉兴 314001
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2006-08-05 发布日期:2006-08-05

A New Design Method of Large-capacity Delay Line for Convolver

ZHU Yaodong

  

  1. School of Information Engineering, Jiaxing University, Jiaxing 314001
  • Received:1900-01-01 Revised:1900-01-01 Online:2006-08-05 Published:2006-08-05

摘要: 大容量延迟线是设计实时卷积滤波器的一个关键技术。该文讨论了几种实现延迟线的方法,介绍了一种基于FPGA 内嵌 Block RAM的延迟线设计新方法,该方法能大大节省FPGA的CLB资源,且结构简单灵活、易于扩展,并在某型飞机座舱综合图形显示系统中得到了应用。

关键词: 实时图像处理, 卷积滤波器, 移位寄存器, 延迟线, FPGA

Abstract: The design of a large-capacity delay line is a key technology of real-time convolver. This paper discusses several design methods of delay line, furthermore, a new design method of delay line based on FPGA embedded Block RAMs is introduced. This method not only can decrease the used FPGA’s CLB resources, but also has a simple and flexible structure, which can be extended easily. This method has been allied to a graphics display system in aircraft cockpit successfully.

Key words: Real-time image manipulation, Convolver, Shift-register, Delay line, FPGA

中图分类号: