作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2007, Vol. 33 ›› Issue (07): 130-132. doi: 10.3969/j.issn.1000-3428.2007.07.047

• 安全技术 • 上一篇    下一篇

单向散列函数SHA-512的优化设计

李鸿强1,苗长云1,石博雅1,仪鲁男2   

  1. (1. 天津工业大学信息与通信工程学院,天津 300160;2. 北京邮电大学软件学院,北京 102209)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2007-04-05 发布日期:2007-04-05

Efficient Implementation for Hash Function SHA-512

LI Hongqiang1, MIAO Changyun1, SHI Boya1, YI Lunan2   

  1. (1. School of Information and Communication Engineering, Tianjin Polytechnic University, Tianjin 300160;               2. School of Software Engineering, Beijing University of Posts and Telecommunications, Beijing 102209)
  • Received:1900-01-01 Revised:1900-01-01 Online:2007-04-05 Published:2007-04-05

摘要: 在分析NIST的散列函数SHA-512基础上,对散列函数SHA-512中的关键运算部分进行了分解,通过采用中间变量进行预行计算,达到了SHA-512中迭代部分的并行计算处理,提高了运算速度。通过这种新的硬件结构,优化后的散列函数SHA-512在71.5MHz时钟频率下性能达到了1 652Mbit/s的数据吞吐量,比优化前性能提高了约2倍,最后还将实验结果与MD-5、SHA-1商用IP核性能进行了比较。

关键词: 单向散列函数, SHA-1, SHA-512

Abstract: A novel FPGA implementation of the secure hash algorithm 512 (SHA-512) is proposed. The proposed architecture exploits the benefits of parallel computer through pre-computation of intermediate temporal values. Parallel computer is based on the decomposition of the SHA-512 expression to separate information dependencies and independencies. This allows pre-computation of intermediate temporal values in parallel to the calculation of other independent values. The implementation’s characteristics are compared to alternative implementations proposed by the academia and the industry, which are available in the international IP market. The proposed implementation achieves a throughput that exceeds 1 652Mbit/s, which is the highest among MD-5 and SHA-1 IP core for the targeted XILINX technology.

Key words: Hash function, SHA-1, SHA-512