作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2007, Vol. 33 ›› Issue (13): 40-42,7. doi: 10.3969/j.issn.1000-3428.2007.13.014

• 博士论文 • 上一篇    下一篇

VLSI高层综合设计中的调度和互连

温东新,王 玲,杨孝宗   

  1. (哈尔滨工业大学计算机科学与技术学院,哈尔滨 150001)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2007-07-05 发布日期:2007-07-05

Schedule and Interconnection at High Level Synthesis in VLSI

WEN Dongxin, WANG Ling, YANG Xiaozong   

  1. (Department of Computer Science and Technology, Harbin Institute of Technology, Harbin 150001)
  • Received:1900-01-01 Revised:1900-01-01 Online:2007-07-05 Published:2007-07-05

摘要: VLSI高层次设计技术是近年来系统设计自动化研究的主要方向,高层次综合设计是高层次设计技术的关键,其主要任务是调度和互连。该文介绍了若干基本的调度和互连算法,提出将DVS技术应用于高层次综合设计中,实现在满足任务行为的约束条件下,动态改变时钟的速度和电源电压达到降低功耗的目的,制定了可行的研究实施方案。

关键词: VLSI, 高层综合设计, 调度, DVS, 互连

Abstract: High-level design technology in VLSI is a main trend in EDA, while high level synthesis is the key in it. Scheduling and interconnection is an important task at high level synthesis. This paper introduces some algorithms and provides a new idea of application of DVS technology which can dynamically change clock speed and supply voltages under satisfying performance and time constraints in order to reduce power consumption. It still makes, a feasible research plan.

Key words: VLSI, high level synthesis, schedule, DVS, interconnection

中图分类号: