作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2007, Vol. 33 ›› Issue (14): 216-218,. doi: 10.3969/j.issn.1000-3428.2007.14.077

• 工程应用技术与实现 • 上一篇    下一篇

基于PSL断言的宽带电路交换芯片验证

张 华,郭 建,韩俊刚   

  1. (西安邮电学院ASIC设计中心,西安 710061)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2007-07-20 发布日期:2007-07-20

Broadband Digital Cross Connection Chip Verification Based on PSL Assertion

ZHANG Hua, GUO Jian, HAN Jungang   

  1. (ASIC Lab, Xi’an Institute of Post & Telecom., Xi’an 710061)
  • Received:1900-01-01 Revised:1900-01-01 Online:2007-07-20 Published:2007-07-20

摘要: 利用基于PSL断言的验证方法验证了宽带电路交换芯片XYDXC160的设计。该芯片单片支持64路2.488Gb/s STM-16帧结构的SDH码流的输入/输出,实现1 024×1 024 STM-1流的无阻塞电路交换。断言技术的引入,降低了验证工作的复杂度,提高了验证的速度和效率,确保了验证工作的质量。

关键词: 基于断言的验证, 同步数字系列, 性质描述语言

Abstract: This paper presents a new verification methodology that uses PSL assertion to verify broadband digital cross connection chip XYDXC160, which supports 64 links SDH traffic of STM-16 frame at a speed of 2.488Gb/s and carries out 1 024×1 024 full exchange with the grain of STM-1. By adopting the assertion technology, it successfully deals with the complexity of verification effectively and quickens the verification process.

Key words: assertion-based verification, synchronous digital hierarchy(SDH), property specification language(PSL)

中图分类号: