作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2007, Vol. 33 ›› Issue (19): 227-229. doi: 10.3969/j.issn.1000-3428.2007.19.080

• 工程应用技术与实现 • 上一篇    下一篇

一种新型操作数长度可伸缩的模乘器VLSI设计

顾叶华,曾晓洋,赵 佳,陆荣华   

  1. (复旦大学专用集成电路与系统国家重点实验室,上海 201203)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2007-10-05 发布日期:2007-10-05

VLSI Design of New Operand Scalable Modular Multiplier

GU Ye-hua, ZENG Xiao-yang, ZHAO Jia, LU Rong-hua   

  1. (State Key Lab of ASIC and System, Fudan University, Shanghai 201203)
  • Received:1900-01-01 Revised:1900-01-01 Online:2007-10-05 Published:2007-10-05

摘要: 在改进基于字的Montgomery模乘算法的基础上,通过优化流水线结构缩短关键路径,实现了一种结构优化的模乘器。设计中采用了按字运算的高基Montgomery模乘算法,使该设计具有良好的可扩展性,可以完成任意位数的模乘运算。改进了模乘器的流水线结构,提高了模乘器的工作效率。该设计可以应用于各种高性能且低成本的RSA密码协处理器设计。

关键词: RSA, Montgomery模乘算法, 流水线, 可伸缩, VLSI

Abstract: This paper proposes a modified multiple-word radix-2k Montgomery multiplication (MWR2kMM) algorithm with its corresponding VLSI architecture. With the adoption of MWR2kMM algorithm, the proposed multiplier is able to work with any precision of the input operands and has a shorter critical path. Meanwhile, its performance is much higher compared with previous work because of the optimization of the pipeline architecture. The proposed multiplier is very suitable to the low cost and high performance RSA cryptosystem and can be easily implemented in VLSI technology.

Key words: RSA, Montgomery multiplication, pipeline, scalable, VLSI

中图分类号: