作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2007, Vol. 33 ›› Issue (19): 236-237,. doi: 10.3969/j.issn.1000-3428.2007.19.083

• 工程应用技术与实现 • 上一篇    下一篇

一种基于FPGA的SOM神经网络算法的并行实现

孔 超,李占才,王 沁,李 昂,钱 艺   

  1. (北京科技大学信息工程学院,北京 100083)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2007-10-05 发布日期:2007-10-05

FPGA-based Parallel Implementation of SOM Neural Network Algorithm

KONG Chao, LI Zhan-cai, WANG Qin, LI Ang, QIAN Yi   

  1. (School of Information Engineering, University of Science & Technology Beijing, Beijing 100083)
  • Received:1900-01-01 Revised:1900-01-01 Online:2007-10-05 Published:2007-10-05

摘要: 分析了SOM神经网络算法在FPGA实现过程中要考虑的2个主要问题:并行性和有限字长效应。通过分析,提出了一种实现该算法的高并行体系结构并给出了该体系结构中关键模块的具体实现电路。根据计算机仿真以及在FPGA上的实现所得到的结果表明,该体系结构在保证神经网络性能的同时,可以使电路具有较高的处理速度。

关键词: SOM, FPGA, 并行, 有限字长效应

Abstract: This paper analyzes 2 critical problems in FPGA-based implementation of SOM neural network algorithm: parallelizability and finite word-length effect. The analysis of the two problems, this paper presents a highly parallel architecture to implement this algorithm and shows the circuit of critical blocks. By the result of computer simulation and FPGA implementation, shows that the architecture can ensure the quality of the neural network and meanwhile make the circuit have a high computing speed.

Key words: SOM, FPGA, parallelizability, finite word-length effect

中图分类号: