作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2008, Vol. 34 ›› Issue (15): 255-258. doi: 10.3969/j.issn.1000-3428.2008.15.092

• 工程应用技术与实现 • 上一篇    下一篇

双机容错计算机系统的设计与实现

芶冬荣,刘海清   

  1. (华东计算技术研究所,上海 200233)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2008-08-05 发布日期:2008-08-05

Design and Implementation of Dual-computer Fault-tolerant System

GOU Dong-rong, LIU Hai-qing   

  1. (East China Institute of Computer Technology, Shanghai 200233)
  • Received:1900-01-01 Revised:1900-01-01 Online:2008-08-05 Published:2008-08-05

摘要: 容错计算机系统可实现高任务可靠性,广泛应用于飞控系统。该文对双机容错计算机进行分析,基于心跳线、交叉通道链路实现系统级设计,基于使能、环路器实现了模块级设计。竞争型主从机身份确认算法用于系统启动时的主从机认定,表决算法用于判断数据的有效性并分析系统是否存在故障,同步任务用于在分机间实现状态、任务、时钟

关键词: 双机容错, 故障检测与隔离, 表决, 同步

Abstract: Fault-tolerant computer system can implement a good task-reliability, so it is used in flight control system broadly. This paper analyzes dual-computer fault-tolerant system, implements system hardware based on heart-beat line, cross-channel data link, and realizes modular hardware using enabling signal, self-loop circuits. System appoints master or slave computer utilizing identity-affirmant algorithm at start-up. Voting algorithm judges validity of data and detects fault. Synchronous algorithm synchronizes status, task and clock.

Key words: dual-computer fault-tolerant, fault detection and isolation, voting, synchronization

中图分类号: