作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2008, Vol. 34 ›› Issue (19): 244-247. doi: 10.3969/j.issn.1000-3428.2008.19.083

• 工程应用技术与实现 • 上一篇    下一篇

一种AHB2AHB桥的设计与实现

李 根,唐志敏,章 军   

  1. (中国科学院计算技术研究所,北京 100083)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2008-10-05 发布日期:2008-10-05

Design and Implementation of AHB2AHB Bridge

LI Gen, TANG Zhi-min, ZHANG Jun   

  1. (Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100083)
  • Received:1900-01-01 Revised:1900-01-01 Online:2008-10-05 Published:2008-10-05

摘要: 介绍一种跨时钟域的32位AHB总线桥的设计与实现。通过采用状态机设计以及使用预防死锁与解除死锁相结合的方法解决死锁,使得该桥支持读写burst、读预取、总线抢占式仲裁等多种操作并且简化了设计。性能测试表明,该桥能极大提高复杂SoC系统的系统带宽和时序性能。

关键词: AHB总线, 桥, 跨时钟域

Abstract: This paper introduces the design and implementation of an AHB bus bridge of crossing clock domains. By adopting the state machine design method and using the merging of prevent-deadlock and break-deadlock to deal with deadlock, the bridge can support read/write burst, pre-fetch operation for reading, deprived bus arbiter etc operations and simplify the implementation. Performance test indicates that it can improve the system bandwidth and timing performance greatly.

Key words: AHB bus, bridge, crossing clock domains

中图分类号: