作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2009, Vol. 35 ›› Issue (8): 271-273. doi: 10.3969/j.issn.1000-3428.2009.08.092

• 开发研究与设计技术 • 上一篇    下一篇

面向SoC的软硬件协同验证平台设计

鲍 华1,洪 一1,2,郭二辉1   

  1. (1. 华东电子工程研究所,合肥 230031;2. 安徽大学计算机科学与技术学院,合肥 230039)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2009-04-20 发布日期:2009-04-20

Design of HW/SW Co-verification Platform for SoC

BAO Hua1, HONG Yi1,2, GUO Er-hui1   

  1. (1. East China Research Institute of Electronic Engineering, Hefei 230031;2. School of Computer Science and Technology, Anhui University, Hefei 230039)
  • Received:1900-01-01 Revised:1900-01-01 Online:2009-04-20 Published:2009-04-20

摘要: 针对SoC设计验证的实际需求,介绍一种面向SoC设计的软硬件协同验证平台。平台中软硬件模型分别在不同环境下运行,通过网络实现信息交互。硬件用硬件描述语言实现对系统事务级、RTL级的建模,软件用高级编程语言来编写,使用指令集仿真器完成对硬件的仿真。仿真过程使用不同的进程并行进行,应用进程间通信方式实现仿真器之间的信息交互。

关键词: 协同验证, Socket接口, 数据传输

Abstract: With respect to the software and hardware verification requirement of SoC design, a HW/SW co-verification platform is presented. On the platform, HW/SW model is run in different circumstance and information transform is realized through network. The hardware uses HDL to construct HW model, and it implements model of transaction and RTL level. The software uses high level program language accomplished and the simulator based ISS implementation simulation of the hardware. The simulate process executes parallel in different progress and communication through IPC.

Key words: co-verification, Socket interface, data transfer

中图分类号: