作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2009, Vol. 35 ›› Issue (15): 277-279. doi: 10.3969/j.issn.1000-3428.2009.15.097

• 开发研究与设计技术 • 上一篇    下一篇

芯片级多线程处理器的操作系统调度研究

邵立松,孔金珠,戴华东   

  1. (国防科学技术大学计算机学院,长沙 410073)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2009-08-05 发布日期:2009-08-05

Operating System Schedul Survey for Chip Multi-Threaded Processor

SHAO Li-song, KONG Jin-zhu, DAI Hua-dong   

  1. (School of Computer, National University of Defense Technology, Changsha 410073)
  • Received:1900-01-01 Revised:1900-01-01 Online:2009-08-05 Published:2009-08-05

摘要: 随着芯片级多线程(CMT)处理器体系结构的迅速发展,操作系统必须采用新型CMT调度,以发挥其体系结构的性能优势。分析CMT调度面临的问题,通过扩展调度域的层次和结构支持CMT处理器内部的负载均衡,利用协同调度避免cache抖动等问题。采用效率、效率瓦特比和公平性等多种指标对操作系统进行性能评价,证明其性能得到优化。

关键词: 芯片级多线程, 调度, 多核

Abstract: With the development of Chip Multi-Threaded(CMT) processor architecture, operating system must adopt an innovational CMT schedule algorithm to exert the advantage of performance for CMT processor architecture. This paper analyzes the problems of the CMT schedule. It extends the hierarchy and structure of scheduling domain to sustain the inner load of a CMT processor, imposes co-schedule to avoid cache thrashing. Operating system uses various standards evaluating performance, such as efficiency, and ratio of efficiency to watt, fairness and proves performance of system has optimized.

Key words: Chip Multi-Threaded(CMT), schedule, multi-core

中图分类号: