作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2009, Vol. 35 ›› Issue (21): 231-234. doi: 10.3969/j.issn.1000-3428.2009.21.078

• 工程应用技术与实现 • 上一篇    下一篇

基于SOPC及图形加速引擎的座舱显示系统

胡小龙,李列文,周俊明   

  1. (中南大学信息科学与工程学院,长沙 410075)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2009-11-05 发布日期:2009-11-05

Cockpit Display System Based on SOPC and Graphics Accelerating Engine

HU Xiao-long, LI Lie-wen, ZHOU Jun-ming   

  1. (School of Information Science and Engineering, Central South University, Changsha 410075)
  • Received:1900-01-01 Revised:1900-01-01 Online:2009-11-05 Published:2009-11-05

摘要: 提出一种基于可编程片上系统和图形加速引擎的飞机座舱综合显示系统设计方案。为避免图形加速引擎直接对帧存储器进行零碎操作导致的存储器操作瓶颈,引入图形缓存机制。根据图形像素的存储特点提出“远区域优先”图形缓存页面淘汰算法。对汉字及自定义位图等操作采取软硬件结合的方式达到系统性能和资源利用的平衡,利用硬件锁保证帧存储器一致性。通过对模块进行波形仿真实现系统级仿真结果的可视化验证。

关键词: 可编程片上系统, 图形加速, 现场可编程门阵列

Abstract: A design scheme of aircraft cockpit display system based on System on Programmable Chip(SOPC) and graphics accelerating engine is put forward. In order to avoid the memory bottleneck caused by the fragmentary operations of graphics accelerating engine to frame buffer directly, a graphics cache mechanism is introduced in the graphics accelerating engine. According to the pixel graphics storage characteristics, it proposes a “Farthest Area First(FAF)” buffering replacement algorithms. A hardware/software co-design scheme is introduced for Chinese characters and bitmap display by hardware lock mechanism. A visual verification method for system-level simulation is proposed based on logic wave form simulation.

Key words: System on Programmable Chip(SOPC), graphics accelerating, Field Programmable Gate Array(FPGA)

中图分类号: