作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2010, Vol. 36 ›› Issue (8): 158-160. doi: 10.3969/j.issn.1000-3428.2010.08.055

• 安全技术 • 上一篇    下一篇

可伸缩双有限域模加减器的研究与实现

张 军1,戴紫彬1,孟 强2,秦 帆1   

  1. (1. 解放军信息工程大学电子技术学院,郑州 450004;2. 郑州大学体育学院,郑州 450044)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2010-04-20 发布日期:2010-04-20

Research and Implementation of Scalable Modular Adder and Subtracter in Dual Galois Field

ZHANG Jun1, DAI Zi-bin1, MENG Qiang2, QIN Fan1   

  1. (1. Institute of Electronic Technology, PLA Information Engineering University, Zhengzhou 450004;2. Physical Education College, Zhengzhou University, Zhengzhou 450044)
  • Received:1900-01-01 Revised:1900-01-01 Online:2010-04-20 Published:2010-04-20

摘要: 在改进通用模加减算法的基础上,实现一种结构优化的模加减器。采用基于字的模加减法统一硬件架构,使该设计具有良好的可扩展性,可以完成素数有限域GF(p)和二进制有限域GF(2m)上任意长度操作数的模加减法运算。该设计引入流水线结构,使其工作效率提高50%~80%,可以应用于各种高性能的椭圆曲线密码协处理器设计中。

关键词: 可伸缩, 模加减器, 双有限域

Abstract: On basis of improving the modular addition and subtraction algorithm, a modular adder and subtracter with optimized structure is presented. With the adoption of multiple-word unified hardware architecture, the proposed modular adder and subtracter can handle operands of any size in both type of finite field GF(p) and GF(2m). Its performance is 50%~80% higher compared with previous work because of the optimization of the pipeline architecture. It is suitable to the high performance elliptic curve cryptography coprocessor.

Key words: scalable, modular adder and subtracter, dual Galois Field(GF)

中图分类号: