作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2010, Vol. 36 ›› Issue (9): 257-259. doi: 10.3969/j.issn.1000-3428.2010.09.091

• 工程应用技术与实现 • 上一篇    下一篇

基于双CPU的继电保护测试仪设计

刘红海,侯向华,蒋云良   

  1. (湖州师范学院信息工程学院,湖州 313000)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2010-05-05 发布日期:2010-05-05

Design of Protective Relay Test Device Based on Double CPU

LIU Hong-hai, HOU Xiang-hua, JIANG Yun-liang   

  1. (School of Information Engineering, Huzhou Teachers College, Huzhou 313000)
  • Received:1900-01-01 Revised:1900-01-01 Online:2010-05-05 Published:2010-05-05

摘要: 设计一种基于快速傅里叶变换(FFT)算法的继电保护测试仪。该系统采用双CPU的结构,上位机为MCU,主要用于人机界面和参数的输入,下位机为DSP,主要用于FFT算法的运算。在双CPU系统中,上下位机的通信采用并行通信中的共享内存原理。通过应用消息控制机制,上下位机能有效减少通信中的中断次数,提高测试的实时性。

关键词: 消息控制, 共享内存, 快速傅里叶变换, 数字信号处理器

Abstract: A protective relay test device based on Fast Fourier Transform(FFT) algorithm is designed. In this system, double CPU(host CPU and slave CPU) are adopted. Host CPU adopts MCU which is mainly used to display the man-machine interface and carry argument input. Slave CPU adopts Digital Signal Processor(DSP) which mainly runs the FFT algorithm. In the double CPU system communication between host and slave, CPU uses the principle of share memory in parallel communication. By means of applying message control mechanism, it reduces the interrupt times and increases the real-time performance of test.

Key words: message control, share memory, Fast Fourier Transform(FFT), Digital Signal Processor(DSP)

中图分类号: