作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2010, Vol. 36 ›› Issue (17): 266-269. doi: 10.3969/j.issn.1000-3428.2010.17.091

• 开发研究与设计技术 • 上一篇    下一篇

面向移动设备的可编程三角形建立引擎

李玉云,郭 立,韩 龙   

  1. (中国科学技术大学电子科学与技术系,合肥 230027)
  • 出版日期:2010-09-05 发布日期:2010-09-02
  • 作者简介:李玉云(1984-),女,硕士研究生,主研方向:计算机图形学,集成电路,系统设计;郭 立,教授;韩 龙,硕士
  • 基金资助:
    教育部-英特尔信息技术专项合作基金资助项目(MOE-INTEL-08-08)

Programmable Triangle Setup Engine for Mobile Device

LI Yu-yun, GUO Li, HAN Long   

  1. (Department of Electronic Science and Technology, University of Science and Technology of China, Hefei 230027)
  • Online:2010-09-05 Published:2010-09-02

摘要: 提出一个面向嵌入式平台的可编程三角形建立引擎,用来代替图形处理器中专用的固定功能的硬件引擎。该引擎采用3路并行的SIMD架构,S15.16定点数据通路,具有旁路功能的8级流水线结构和高精度的特殊功能单元。这些结构特性有效地提高了运算速度,降低了硬件成本。实验结果表明,通过编程实现自定义光栅算法,在Xilinx FPGA Vertex2P xc2vp30-7ff89上的综合频率达到78 MHz,综合资源为3 354个Slice,硬件消耗较少,能够满足嵌入式环境下的实时绘制。

关键词: 3D图形, 三角形建立引擎, FPGA实现

Abstract: This paper proposes efficient hardware architecture of triangle setup engine with programmability on embedded platform, which is instead of using the dedicated hardware engine with complex functions. The triangle setup engine has 3-way SIMD arithmetic units, S15.16 fixed-point data path, eight pipeline stage with data bypass function and a high precision special function unit. The efficient architecture presented increases the processing speeding, as well as reduces the hardware cost. Experimental results show that the triangle setup engine has the ability to allow users to customize the rasterization algorithm. The triangle setup engine is implemented on Xilinx FPGA Vertex2P xc2vp30-7ff89 platform. The synthesized frequency reaches 78 MHz and the synthesized hardware resource is small with 3 354 slices, meeting the requirements of real rending on embedded platform.

Key words: 3D graphics, triangle setup engine, FPGA implementation

中图分类号: