作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2011, Vol. 37 ›› Issue (20): 133-135. doi: 10.3969/j.issn.1000-3428.2011.20.046

• 安全技术 • 上一篇    下一篇

一种高性能低功耗的密码SoC平台

程建雷,戴紫彬,徐金甫   

  1. (解放军信息工程大学电子技术学院,郑州 450004)
  • 收稿日期:2011-03-09 出版日期:2011-10-20 发布日期:2011-10-20
  • 作者简介:程建雷(1986-),男,硕士研究生,主研方向:密码片上系统,集成电路设计;戴紫彬,教授、博士生导师;徐金甫,副教授
  • 基金资助:
    国家“863”计划基金资助项目(2008AA01Z103)

High-performance and Low-power Dissipation Cipher SoC Platform

CHENG Jian-lei, DAI Zi-bin, XU Jin-fu   

  1. (Institute of Electronic Technology, PLA Information Engineering University, Zhengzhou 450004, China)
  • Received:2011-03-09 Online:2011-10-20 Published:2011-10-20

摘要: 针对密码片上系统(SoC)平台适用性不高的问题,设计实现一种高性能低功耗的密码SoC平台。集成自主设计的密码协处理器单元,支持多种密码算法,设计自适应门控单元,实时调整时钟状态,提供多种高低速通信接口,以完成对外数据交换。实验结果表明,该平台能完成多种密码操作,具有较低的功耗和较高的数据吞吐率。

关键词: 片上系统, 密码协处理器单元, 自适应时钟门控单元, 通信接口, 现场可编程门阵列

Abstract: A cipher System on a Chip(SoC) platform is designed against the lack of applicability of current cipher SoC platform. Special-designed cipher coprocessor is integrated to realize several cryptographic algorithms and power reduction of the platform is reduced by adaptive clock gate control unit in system level. Several high and low speed communication interfaces are also supplied to complete external data exchange. Experi- mental results show that the platform can support different cipher operations effectively with lower power dissipation and higher data throughput.

Key words: System on a Chip(SoC), cipher coprocessor unit, adaptive clock gate control unit, communication interface, Field Programmable Gate Array(FPGA)

中图分类号: