作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2012, Vol. 38 ›› Issue (13): 231-233. doi: 10.3969/j.issn.1000-3428.2012.13.069

• 工程应用技术与实现 • 上一篇    下一篇

基于嵌入式MPMC接口的内存访问机制

常振超,张兴明,杨镇西,张 丽   

  1. (国家数字交换系统工程技术研究中心,郑州 450002)
  • 收稿日期:2011-10-08 出版日期:2012-07-05 发布日期:2012-07-05
  • 作者简介:常振超(1987-),男,硕士研究生,主研方向:存储控制器,嵌入式系统;张兴明,教授;杨镇西,工程师;张 丽,讲师
  • 基金资助:
    河南省自然科学基金资助项目(092300410035)

Memory Access Mechanism Based on Embedded MPMC Interface

CHANG Zhen-chao, ZHANG Xing-ming, YANG Zhen-xi, ZHANG Li   

  1. (National Digital Switch System Engineering & Technological R & D Center, Zhengzhou 450002, China)
  • Received:2011-10-08 Online:2012-07-05 Published:2012-07-05

摘要: 为满足用户不同的设计需求,采用将MicroBlaze软核的嵌入式子系统与综合软件环境设计相结合的设计方式。在现场可编程门阵列设计中,需要反复访问较大数据模板,在板级调试时因板上资源限制,数据模板不能进行板级功能验证。为此,利用嵌入式系统提供的多端口存储控制器(MPMC)接口将数据文件下载到目标板的指定位置,访问已下载的数据并完成功能验证。实验结果表明,该架构设计合理,板上资源占用少,能够满足设计的时序和逻辑要求,较好地完成内存调度。

关键词: 嵌入式系统, 软核, 多端口存储控制器, 内存访问, 功能验证

Abstract: Working of Integrated Software Environment(ISE) design combined with embedded subsystem based on MicroBlaze soft core has a great agility and can meet the consumer’s different requirements. During the design of Field Programmable Gate Array(FPGA) which has a case of frequently accessing a large data template, it can not execute the function validation of the design because the template is so large that it can not generate the programming file, which must go through the processes of synthesize and implement. To tackle this problem, a development method of FPGA design combined with MicroBlaze soft core is selected. It can download the data file into the specified location by the ports of Multi-port Memory Controller(MPMC) which provides the embedded subsystem to fulfill the function validation. Experimental result shows that the design is reasonable, the utilization of resource on board is low, the requirement of timing and logic constraints is satisfied.

Key words: embedded system, soft core, Multi-port Memory Controller(MPMC), memory access, function verification

中图分类号: