作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2012, Vol. 38 ›› Issue (21): 257-260. doi: 10.3969/j.issn.1000-3428.2012.21.068

• 工程应用技术与实现 • 上一篇    下一篇

SRIO设备互操作性测试流程及平台构建

秦 明,雷 刚,闫海峰   

  1. (飞行自动控制研究所电子与软件工程部,西安 710065)
  • 收稿日期:2011-12-15 出版日期:2012-11-05 发布日期:2012-11-02
  • 作者简介:秦 明(1984-),男,硕士,主研方向:航空计算机总线技术;雷 刚、闫海峰,研究员
  • 基金资助:
    航空科学基金资助项目(20090818003)

Procedures and Platform Construction of Device Interoperability Test for SRIO

QIN Ming, LEI Gang, YAN Hai-feng   

  1. (Department of Electronics and Software Engineering, Flight Automatic Control Research Institute, Xi’an 710065, China)
  • Received:2011-12-15 Online:2012-11-05 Published:2012-11-02

摘要: 为实现串行RapidIO(SRIO)高速总线测试方法,分析SRIO设备互操作性测试的基本原理和测试流程,研究官方提供的测试案例技术细节。介绍测试的软硬件平台,讨论用户自行开发平台时需要考虑的问题。根据理论分析,采用相关软件进行测试实验。结果验证了该思路的可行性,为建立更加完整的SRIO测试方法提供保障。

关键词: 高速总线, 串行RapidIO, 互操作性测试, 交换芯片, 互连节点

Abstract: This paper focuses on the basic test method and test procedures in Serial RapidIO(SRIO) device interoperability test. With the test report from RIOLAB as an example, the test procedures, test targets and other related technical questions are specifically explained and analyzed. After introducing the software and hardware platforms, it discusses what is valuable for designers to build their own projects. With the help of all the analysis above, a simple test is taken to prove the feasibility of the test method, in order to support and prepare for constructing more complete test method.

Key words: high-speed bus, Serial RapidIO(SRIO), interoperability test, switch chip, interconnected endpoints

中图分类号: