[1] 贺朝会, 李国政, 罗普生, 等. CMOS SRAM单粒子翻转效应的解析分析[J]. 半导体学报, 2000, 21(2): 174- 178. [2] 宋 哲, 王 莉, 陆剑侠, 等. SEU的二维数值模拟[J]. 微处理机, 2005, 26(1):37-39. [3] 刘 琳, 赵元富, 岳索格, 等. SEU加固存储单元多节点翻转的准三维数值模拟[J]. 微电子学与计算机, 2010, 27(5): 99-102. [4] Dodd P E, Massengill L W, Mavis D G, et al. Soft Error Rate Mitigation Techniques for Modern Micro- circuits[C]//Proc. of the 40th International Reliability Symposium. [S. l.]: IEEE Press, 2002: 216-225. [5] Balasubramanian A, Bhuva B L, Black J D. RHBD Tech- niques for Mitigating Effects of Single-event Hits Using Guard-gates[J]. IEEE Trans. on Nuclear Science, 2006, 52(6): 2531-2535. [6] Calin T, Nicolaidis M, Velazco R. Upset Hardened Memory Design for Submicron CMOS Technology[J]. IEEE Trans. on Nuclear Science, 1996, 43(6): 2874-2878. [7] Naseer R, Draper J. DF-DICE: A Scalable Solution for Soft Error Tolerant Circuit Design[C]//Proc. of ISCAS’06. [S. l.]: IEEE Press, 2006. [8] Naseer R, Draper J. The DF-DICE Storage Element for Immunity to Soft Errors[C]//Proc. of Midwest Symposium on Circuit and Systems. Cincinnati, USA: [s. n.], 2005: 303-306. [9] 胡明浩, 李 磊, 饶全林. 基于RHBD技术CMOS锁存器加固电路的研究[J]. 微电子学与计算机, 2010, 27(7): 23-27. [10] Garg R, Nagpal C, Khatri S P. A Fast, Analytical Estimator for the SEU-induced Pulse width in Combinational Designs[C]//Proc. of the 45th ACM/IEEE Design Automa- tion Conference. [S. l.]: ACM Press, 2008.
|