参考文献
[1] 石 伟, 郭御风, 窦 强, 等. 一种适于片上路由器的自适应缓冲调整策略[J]. 国防科技大学学报, 2013, 35(3): 48-54.
[2] Ramanujam R, Soteriou V, Lin B, et al. Design of a High- throu-gh?put Distributed Shared-buffer NoC Router[C]// Proceedings of the 4th ACM/IEEE International Symposium on Networks-on-Chip. Gre?noble, France: [s. n.], 2010: 69-78.
[3] Nicopoulos C A, Park D, Kim J, et al. ViChaR: A Dynamic Virtual Channel Regulator for Netw?o?r?k-on-chip Routers[C]// Proceedings of t?h??e 39th Annual IEE?E/ACM International Symposium on Mic?r???o archit?ectu?re. Orlando, USA: [s. n.], 2006: 333-346.
[4] Hoskote Y, Vangal S, Singh A, et al. A 5-GHz Mesh Int?er-connect for a Teraflops Processor[J]. IEEE Micro, 2007, 27(5): 51-61.
[5] Véstias M P, Neto H C. A Dynamic Buffer Resize Techn?iq?ue for Netw?ork?s-on-Chip on FPGA[C]//Proceedings of 2011 VII Southern Conference on Programmable Logic. Cordoba, Argentina: IEEE Press, 2011: 227-232.
[6] Matos D, Concatto C, Kologeski A, et al. Adaptive Router Architecture Based on Traffic Behavior Observability[C]// Proceedings of the 2nd International Workshop on Network on Chip Architectures. New York, USA: [s. n.], 2009: 17-22.
[7] 姚 磊, 蔡觉平, 李 赞, 等. 基于内建自测技术的Mesh结构NoC无虚通道容错路由算法[J]. 电子学报, 2012, 40(5): 1030-1033.
[8] 葛 芬. 专用片上网络设计关键技术研究[D]. 南京: 南京航空航天大学, 2010.
[9] Shi Wei, Xu Weixia, Ren Hongguang, et al. A Novel Shared- buffer Router for Network-on-C?hi?p Based on Hierarchical Bit-line Buffer[C]//Proceedings of the 29th International Conference on Computer Design. Amherst, USA: IEEE Press, 2011: 267-272.
[10] 李翠锦, 吕耀刚, 蒋 林, 等. 一种片上网络自适应路由算法仿真与验证[J]. 电子设计工程, 2010, 18(7): 1-4.
[11] Cai Jueping, Huang Gang. SystemC-Sim: An Efficient Simulation Tool for Network-on-Chip Communication and Energy Performance Analysis[C]//Proceedings of the 10th IEEE International Conference on Solid-state and Integrated Circuit Technology. Piscata?way, USA: IEEE Press, 2010: 1892-1894.
[12] 徐文波, 田 耘. Xilinx FPGA开发实用教程[M]. 2版. 北京: 清华大学出版社, 2012.
编辑 陆燕菲 |