参考文献
[1]骆祖莹,李晓维,杨士元.异或门低功耗优化展开方法[J].计算机辅助设计与图形学学报,2003,15(1):107-110.
[2]叶锡恩,干雪,夏银水.逻辑电路的功耗估算技术[J].浙江大学学报(理学版),2008,35(5):526-529.
[3]Lee C Y.Representation of Switching Circuits by Binary-decision Programs[J].Bell System Technical Journal,1959,38(4):985-999.
[4]Akers S B.Binary Decision Diagrams[J].IEEE Tran-sactions on Computers Archive,1978,27(6):509-516.
[5]Bryant R E.Graph-based Algorithms for Boolean Function Manipulation[J].IEEE Transactions on Computers,2001,35(8):677-691.
[6]Berkeley Logic Synthesis and Verification Group.ABC:A System for Sequential Synthesis and Verification[EB/OL].[2015-08-08].http://www.eecs.berkeley.edu/alanmi/abc/.
[7]张敬丽,张会清,代汝勇.基于MIC-SVRE的快速图像匹配算法[J].计算机工程,2016,42(1):210-214.
[8]Sharma P K,Kumar M.Implementation of BDDs by Various Techniques in Low Power VLSI Design[J].International Journal on Recent Trends in Engineering & Technology,2014,10(2):221-228.
[9]Amarú L,Gaillardon P E,Micheli G.An Efficient Manipulation Package for Biconditional Binary Decision Diagrams[C]//Proceedings of Conference on Design,Automation & Test in Europe.Washington D.C.,USA:IEEE Press,2014:1-6.
[10]Sharma P K,Kumar M.Implementation of BDDs by Various Techniques in Low Power VLSI Design[J].International Journal on Recent Trends in Engineering & Technology,2014,10(2):221-228.
[11]Lindgren P,Kerttu M,Thornton M,et al.Low Power Optimization Technique for BDD Mapped Circuits[C]//Proceedings of Asia and South Pacific Design Automation Conference.Washington D.C.,USA:IEEE Press,2001:615-621.
[12]Chaudhury S,Dutta A.Algorithmic Optimization of BDDs and Performance Evaluation for Multi-level Logic Circuits with Area and Power Trade-offs[J].Circuits and Systems,2011,2(3):217-224.
[13]Najm F N.Transition Density:A New Measure of Activity in Digital Circuits[J].IEEE Transactions on Computer-aided Design,1993,12(2):310-323.
[14]Wang Xiang,Lu Ying,Zhang Yi,et al.Probabilistic Modeling During Power Estimation for Mixed Polarity Reed-muller Logic Circuits[C]//Proceedings of IEEE International Conference on Green Computing and Communications and IEEE
Internet of Things and IEEE Cyber,Physical and Social Computing.Washington D.C.,USA:IEEE Press,2013:1414-1418.
[15]Amarú L,Gaillardon P E,Micheli G.BDS-MAJ:A BDD-based Logic Synthesis Tool Exploiting Majority Logic Decomposition[C]//Proceedings of the 50th Annual Design Automation Conference.Washington D.C.,USA:IEEE Press,2013:1-6.
[16]Somenzi F.CUDD:CU Decision Diagram Package-release 2.4.0[EB/OL].[2015-11-08].http://www.cs.uleth.ca/~rice/cudd.html.
编辑刘冰 |