参考文献
[1] 王立峰, 胡善清, 刘 峰, 等. 基于闪存的高速海量存储模块设计[J]. 计算机工程, 2011, 37(7): 255-257.
[2] Lee S W, Park D J, Chung T S, et al. A Log Buffer-based Flash Translation Layer Using Fully-associative Sector Translation[J]. ACM Transactions on Embedded Computing Systems, 2007, 6(3): 100-127.
[3] Park C, Talawar P, Daesik W, et al. A High Performance Controller for NAND Flash-based Solid State[C]//Proc. of the 21st IEEE Non-volatile Semiconductor Memory Workshop. Monterey, Canada: IEEE Press, 2006.
(下转第59页)
(上接第44页)
[4] Kang J U, Kim J S, Park C, et al. A Multi-channel Archi- tecture for High-performance NAND Flash-based Storage System[J]. Journal of Systems Architecture, 2007, 53(9): 644-658.
[5] 刘俊杰, 李优新, 姚 震, 等. 一种改进的双粒度地址映射算法[J]. 计算机工程, 2012, 38(23): 266-269.
[6] Kang J U, Jo H, Kim J S, et al. A Superblock-based Flash Translation Layer for NAND Flash Memory[C]//Proc. of the 6th ACM Conference on Embedded Systems Software. Seoul, Korea: ACM Press, 2006.
[7] 吴俊军, 刘震宇. 一种基于功能表的高效FTL算法[J]. 计算机工程与科学, 2010, 32(11): 128-131.
[8] Park C, Cheon W, Kang J, et al. A Reconfigurable FTL(Flash Translation Layer) Architecture for NAND Flash-based Applications[J]. ACM Transactions on Embedded Computing Systems, 2008, 7(4): 1-23.
[9] Bai Shi, Liao Xueliang. A Parallel Flash Translation Layer Based on Page Group-block Hybrid-Mapping Method[J]. IEEE Transactions on Consumer Electronics, 2012, 58(2): 441-449.
[10] 陈 川, 肖 侬, 赖明澈. Meteoric固态盘设计中的并行性策略研究[J]. 计算机研究与发展, 2011, 48(z1): 283-288.
[11] Park S H, Ha S H, Bang K. Design and Analysis of Flash Translation Layers for Multi-channel NAND Flash-based Storage Devices[J]. IEEE Transactions on Consumer Electronics, 2009, 55(3): 1392-1400.
[12] Kim J, Kim J M, Noh S H, et al. A Space-efficient Flash Translation Layer for Compact Flash Systems[J]. IEEE Transactions on Consumer Electronics, 2002, 48(2): 366-375.
编辑 任吉慧 |