参考文献
[ 1 ] Wang Xiaohang, Liu Peng, Yang Mei, et al. Energy
Efficient Run-time Incremental Mapping for 3-D
Networks-on-Chip[J]. Journal of Computer Science and
Technology,2013,28(1):54-71.
[ 2 ] Choudhary N, Gaur M S, Laxmi V, et al. Genetic
Algorithm Based Topology Generation for Application
Specific Network-on-Chip [ C ] / / Proceedings of IEEE
International Symposium on Circuits and Systems.
Washington D. C. ,USA:IEEE Press,2010:3156-3159.
[ 3 ] 王 雷,凌 翔,胡剑浩. 异构多核协作系统的混沌离
散粒子群NoC 映射算法[ J]. 计算机科学,2011,
38(9):298-303.
[ 4 ] Liu Yuanhang,Ruan Ying,Lai Zongsheng,et al. Energy
and Thermal Aware Mapping for Mesh-based NoC
Architectures Using Multi-objective Ant Colony
Algorithm [ C ] / / Proceedings of the 3rd International
Conference on Computer Research and Development.
Washington D. C. ,USA:IEEE Press,2011:407-411.
[ 5 ] Feng Chaochao, Lu Zhonghai, Jantsch A, et al.
Addressing Transient and Permanent Faults in NoC with
Efficient Fault-tolerant Deflection Router [ J ]. IEEE
Transactions on Very Large Scale Integration Systems,
2013,21(6):1053-1066.
[ 6 ] 欧阳一鸣,胡春雷,梁华国,等. 基于双端口RNI 的容
错NoC 架构[J]. 计算机工程,2012,38(13):237-243.
[ 7 ] Alamian S S,Fallahzadeh R,Hessabi S,et al. A Novel
Test Strategy and Fault-tolerant Routing Algorithm for
NoC Routers[C] / / Proceedings of the 17th International
Symposium on Computer Architecture and Digital
Systems. Washington D. C. , USA: IEEE Press,2013:
133-136.
[ 8 ] Ebrahimi M,Daneshtalab M,Plosila J. High Performance
Fault-tolerant Routing Algorithm for NoC-based Manycore
Systems [C] / / Proceedings of the 21st Euromicro
International Conference on Parallel, Distributed and
Network-based Processing. Washington D. C. , USA: IEEE Press,2013:462-469.
[ 9 ] 陈庆强,罗兴国,陈 韬,等. 一种邻节点状态感知的
NoC 可重构容错路由[J]. 小型微型计算机系统,
2013,34(6):1365-1370.
[10] Murali S, Theocharides T, Vijaykrishnan N, et al.
Analysis of Error Recovery Schemes for Networks-on-
Chips [J]. IEEE Design & Test of Computers,2005,
22(5):434-442.
[11] Chen Yancang, Xie Lunguo, Li Jinwen. An Energyaware
Heuristic Constructive Mapping Algorithm for
Network-on-Chip [ C ] / / Proceedings of the 8th
International Conference on Application Specific
Integrated Circuit. Washington D. C. ,USA:IEEE Press,
2009:101-104.
[12] Kahng A B,Li Bin,Peh L S,et al. Orion 2. 0:A Powerarea
Simulator for Interconnection Networks [J]. IEEE
Transactions on Very Large Scale Integration Systems,
2012,20(1):191-196.
编辑 顾逸斐 |