作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2008, Vol. 34 ›› Issue (20): 175-176. doi: 10.3969/j.issn.1000-3428.2008.20.064

• 安全技术 • 上一篇    下一篇

基于硬件的AES算法

张九华,胡廉民   

  1. (乐山师范学院物理与电子信息科学系,乐山 614004)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2008-10-20 发布日期:2008-10-20

Hardware-based AES Algorithm

ZHANG Jiu-hua, HU Lian-min   

  1. (Department of Physics and Electronic Information, Leshan Teachers College, Leshan 614004)
  • Received:1900-01-01 Revised:1900-01-01 Online:2008-10-20 Published:2008-10-20

摘要: 分析AES算法原理,构建基于FPGA的硬件实现框架,描述数据加解密单元和密钥扩展单元的工作机制和硬件结构,引入核心运算模块复用的设计思想,在不影响系统效率的前提下降低芯片资源的使用率,并对该系统结构进行了芯片级的验证。实验结果表明,在38 MHz工作频率下,该系统的处理速度为405 Mb/s。

关键词: 高级加密标准, 分组密码, 加密

Abstract: This paper analyzes the basic principle of the AES algorithm, and presents a hardware implementation structure based on FPGA. The principle description and hardware implementation structure of data encryption modules and key expansion modules are presented. In the structure, the core computing module reuse design idea is joined which can reduce the use of chip resources without impacting system efficiency. The chip-level test of the system shows the system processing speed can reach 405 Mb/s based on the clock frequency of 38 MHz.

Key words: Advanced Encryption Standard(AES), block cipher, encryption

中图分类号: