[1] Sekanina L, Drábek V. Theory and Applications of Evolvable Embedded Systems[C]//Proc. of ECBS’04. Brno, Czech: [s. n.], 2004.
[2] 刘 强, 崔 莉, 陈海明. 物联网关键技术与应用[J]. 计算机科学, 2010, 37(6): 1-10.
[3] 孙其博, 刘 杰, 黎 羴, 等. 物联网: 概念、架构与关键技术研究综述[J]. 北京邮电大学学报, 2010, 33(3): 1-9.
[4] 刘尚合, 孙国至. 复杂电磁环境内涵及效应分析[J]. 装备指挥技术学院学报, 2008, 19(1): 1-5.
[5] 刘尚合, 原 亮, 褚 杰. 电磁仿生学——电磁防护研究的新领域[J]. 自然杂志, 2009, 31(1): 1-7.
[6] Mahdavi S J S, Mohammadi K. Reliability Enhancement of Digital Combinational Circuits Based on Evolutionary Approach[J]. Microelectronics Reliability, 2010, 50(3): 415-423.
[7] 朱继祥, 李元香, 夏学文, 等. 基于演化硬件的在线自适应系统[J]. 计算机科学, 2009, 36(7): 267-287.
[8] 褚 杰, 原 亮, 赵 强, 等. 基于TMR-EHW的高可靠性电机控制系统[J]. 计算机工程, 2009, 35(23): 10-11, 14.
[9] Yao Rui, Wang Youren, Yu Shenglin, et al. Research on the Online Evaluation Approach for the Digital Evolvable Hardware[C]//Proc. of ICES’07. Wuhan, China: [s. n.], 2007: 57-66.
[10] Sekanina L. Evolutionary Functional Recovery[M]. [S. l.]: ACM Press, 2000.
[11] Wang Jin, Chen Wen, Lee Chong Ho. Design and Implementation of a Virtual Reconfigurable Architecture for Different Applications of Intrinsic Evolvable Hardware[J]. IET Computers & Digital Techniques, 2008, 2(5): 386-400.
[12] Tempesti G, Vannel F, Mudry P A. A Novel Platform for Complex Bio-inspired Architectures[C]//Proc. of IEEE Workshop on Evolvable and Adaptive Hardware. Hawaii, USA: [s. n.], 2007: 8-14.
[13] 陈利光. 适合于硬件进化的FPGA平台设计实现[D]. 上海: 复旦大学, 2009.
[14] Yang Huaqiu, Chen Liguang, Liu Shaoteng, et al. A Flexible Bit-stream Level Evolvable Hardware Platform Based on FPGA[C]//Proc. of AHS’09. San Francisco, California, USA: IEEE Press, 2009: 51-56.
[15] Stomeo E, Kalganova T, Lambert C. Generalized Disjunction Decomposition for Evolvable Hardware[J]. IEEE Transactions on Systems, Man and Cybernetics, 2006, 36(5): 1024-1043.
[16] Stomeo E, Kalganova T, Lambert C. Analysis of Genotype Size for an Evolvable Hardware System[J]. Proceedings of Word Academy of Science, Engineering and Technology, 2005, (7): 74-79.
[17] Stomeo E, Kalganova T, Lambert C. Chose the Right Mutation Rate for Better Evolve Combinational Logic Circuits[J]. International Journal of Computational Intelligence, 2005, 2(4): 268-277.
[18] Movsovic K, Stomeo E, Kalganova T. Feasibility of the Evolutionary Algorithm Using Different Behaviours of the Mutation Rate to Design Simple Digital Logic Circuits[J]. Proceedings of World Academy of Science, Engineering and Technology, 2006, (12): 324-327. |