参考文献
[1] Yang R J, Liu S I. A 40-550 MHz Harmonic-free All-digital Delay-locked Loop Using a Variable SAR Algorithm[J]. IEEE Journal of Solid-state Circuits, 2007, 42(2): 361-373.
[2] Moorthi S, Meganathan D, Krishna N, et al. A Novel 14~ 170 MHz All Digital Delay Locked Loop with Ultra Fast Locking for SoC Applications[C]//Proc. of Conference on Recent Advances in Intelligent Computational Systems. [S. l.]: IEEE Press, 2011: 76-80.
[3] Fang J, Luk W S, Zhao W. True Worst-case Clock Skew Estimation Under Process Variations Using Affine Arithmetic[J]. Chinese Journal of Electronics, 2007, 16(4): 631-636.
[4] 冀 蓉, 冯颖劼, 曾献君, 等. 一种新型高精度DLL鉴相器设计[J]. 电子学报, 2009, 37(8): 1694-1698.
[5] Jiang Yi, Zhang Shufang, Zhang Jingbo, et al. Multipath Effects on the Performance of DLL in a GNSS Receiver[J]. Chinese Journal of Electronics, 2010, 19(3): 543-547.
[6] Cai Zhikuang, Yang Jun, Shi Longxing. A Nonlinear Dynamic Bandwidth Control Algorithm for Digitally Controlled Phase- locked Loop[J]. Chinese Journal of Electronics, 2012, 21(2): 384-388.
[7] Chen Y G, Tsao H W, Hwang C S. A Fast-locking All-digital Deskew Buffer with Duty-cycle Correction[J]. IEEE Transactions on Very Large Scale Integration Systems, 2012, 21(2): 1-11.
[8] Xanthopoulos T. Clocking in Modern VLSI Systems (Integrated Circuits and Systems)[M]. New York, USA: Springer, 2009.
[9] Lee H W, Kim K H, Choi Y K, et al. A 1.6 V 1.4 Gbp/s/pin Consumer DRAM with Self-dynamic Voltage Scaling Technique in 44 nm CMOS Technology[J]. IEEE Journal of Solid-state Circuit, 2012, 47(1): 131-140.
[10] Moon J, Lee H Y. A Dual-loop Delay Locked Loop with Multi Digital Delay Lines for GHz DRAMs[C]//Proc. of IEEE International Symposium on Circuits and Systems. [S. l.]: IEEE Press, 2011: 313-316.
[11] Wang Lei, Lin Leibo, Chen Hongyi. An Implementation of Fast-locking and Wide-range 11-bit Reversible SAR DLL[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2010, 57(6): 421-425.
[12] Hoyos S, Tsang C W, Vanderhaegen J, et al. A 15 MHz to 600 MHz, 20 mW, 0.38 mm2 Split-control, Fast Coarse Locking Digital DLL in 0.13 μm CMOS[J]. IEEE Transactions on Very Large Scale Integration Systems, 2012, 20(3): 564- 568.
[13] Wang J S, Wang Yiming, Cheng C Y, et al. An Improved SAR Controller for DLL Applications[C]//Proc. of IEEE International Symposium on Circuits and Systems. [S. l.]: IEEE Press, 2006: 3898-3901.
[14] Huang Kai, Cai Zhikuang, Chen Xin, et al. A Harmonic-free All Digital Delay-locked Loop Using an Improved Fast- locking Successive Approximation Register-controlled Scheme[J]. IEICE Transactions on Electronics, 2009, 92(12): 1541-1544.
[15] Ryu K, Jung D H, Jung S O. A DLL Based Clock Generator for Low-power Mobile SoCs[J]. IEEE Transactions on Consumer Electronics, 2010, 56(3): 1950-1956.
[16] Chung C C, Chang C L. A Wide-range All-digital Delay-locked Loop in 65 nm CMOD Technology[C]//Proc. of International Symposium on VLSI Design Automation and Test. [S. l.]: IEEE Press, 2010: 66-69.
[17] Dehng G K, Hsu J M, Yang C Y, et al. Clock-deskew Buffer Using a SAR-controlled Delay-locked Loop[J]. IEEE Journal of Solid-state Circuits, 2000, 35(8): 1128-1136.
编辑 顾逸斐 |