参考文献
[ 1 ] Yao C Y,Ho Y H,Chiu Y Y,et al. Designing a SARbased
All-digital Delay-locked Loop with Constant
Acquisition Cycles Using a Resettable Delay Line[J].
IEEE Transactions on Very Large Scale Integration
Systems,2014,22(9):1-8.
[ 2 ] 徐太龙,薛 峰,蔡志匡,等. 快速全数字逐次逼近寄
存器延时锁定环的设计[ J ]. 计算机工程,2014,
40(4):262-268.
[ 3 ] 徐太龙,陈军宁,孟 坚,等. 全数字延时锁定环的研
究进展[J]. 小型微型计算机系统,2014,34 (6):
1371-1374.
[ 4 ] Dehng Guang-Kaai,Hsu June-Ming,Yang Ching-Yuan, et al. Clock-deskew Buffer Using a SAR-controlled
Delay-locked Loop [ J ]. IEEE Journal of Solid-state
Circuits,2000,35(8):1128-1136.
[ 5 ] Flynn D. Intelligent Energy Management: An SoC
Design Based on ARM926EJ-S[C] / / Proceedings of the
15th Hot Chips Conference. Berlin, Germany: Springer,2003.
[ 6 ] Chen Weicheng,Yang Rong-Jyi,Yao Chia-Yu,et al. A
Wide-range All-digital Delay-locked Loop Using Fastlock
Variable SAR Algorithm [ C ] / / Proceedings of
International Symposium on Intelligent Signal Processing
and Communication Systems. Washington D. C. ,USA: IEEE Press,2012:338-342.
[ 7 ] Yao Chia-Yu, Ho Yung-Hsiang. A Fast-locking Widerange
All-digital Delay-locked Loop with a Starting
SAR-bit Prediction Mechanism [ C ] / / Proceedings of
International Symposium on VLSI Design,Automation, and Test. Washington D. C. ,USA:IEEE Press,2013:
1-4.
(下转第283页) (上接第276 页)
[ 8 ] Chung Ching-Che,Chang Chia-Lin. A Wide-range Alldigital
Delay-locked Loop in 65 nm CMOS
Technology[C] / / Proceedings of International Symposium
on VLSI Design, Automation, and Test.
Washington D. C. ,USA:IEEE Press,2010:66-69.
[ 9 ] Chen Yougang,Tsao H W,Hwang C S. A Fast-locking
All-digital Deskew Buffer with Duty-cycle
Correction[J]. IEEE Transactions on Very Large Scale
Integration Systems,2013,21(2):270-279.
[10] Park J H,Jung D H,Ryu K,et al. ADDLL for Clockdeskew
Buffer in High-performance SoCs [ J ]. IEEE
Transactions on Very Large Scale Integration Systems,
2013,21(7):1368-1373.
[11] Wang Lei,Liu Leibo,Chen Hongyi. An Implementation
of Fast-locking and Wide-range 11-bit Reversible SAR
DLL[ J ]. IEEE Transaction on Circuit and Systems,
2010,57(6):421-425.
[12] Yang Rong-Jyi, Liu Shen-Iuan. A 40-550 MHz
Harmonic-free All-digital Delay-locked Loop Using a
Variable SAR Algorithm[J]. IEEE Journal of Solid-state
Circuits,2007,42(2):361-373.
[13] Lin Weiming, Chen Chao-Chyun, Liu Shen-Iuan. An
All-digital Clock Generator for Dynamic Frequency Scaling
[ C ] / / Proceedings of International Symposium on
VLSI Design,Automation,and Test. Washington D. C. , USA:IEEE Press,2009:251-254.
[14] Dehng Guang-Kaai, Lin Jyh-Woei, Liu Shen-Iuan. A
Fast-lock Mixed-mode DLL Using a 2-b SAR
Algorithm[J]. IEEE Journal of Solid-state Circuits,
2001,36(10):1464-1471.
[15] Huang K,Cai Z K,Chen X,et al. A Harmonic-free All
Digital Delay-locked Loop Using an Improved Fastlocking
Successive Approximation Register-controlled
Scheme[J]. IEICE Transactions on Electronics,2009,
92(12):1541-1544.
编辑 顾逸斐 |