参考文献
[1]Tullsen D M,Eggers S J,Levy H M.Simultaneous Multithreading:Maximizing On-chip Parallelism[C]//Proceedings of the 22nd IEEE Annual International Symposium on Computer Architecture.Washington D.C.,USA:IEEE Press,1995:392-403.
[2]Eggers S J,Emer J S,Levy H M,et al.Simultaneous Multithreading:A Platform for Next-generation Processors [J].IEEE Micro,1997,17(5):12-19.
[3]Pereira C.Reproducible User-level Simulation of Multi-threaded Workloads[D].San Diego,USA:University of California,2007.
[4]Barr K C.Summarizing Multiprocessor Program Execu-tion with Versatile,Microarchitecture-independent Snap-shots[D].Boston,USA:Massachusetts Institute Tech-nology,2006.
[5]Austin T,Larson E,Ernst D.Simple Scalar:An Infrastructure for Computer System Modeling[J].IEEE Computer,2002,35(2):59-67.
[6]Magnusson P S,Christensson M,Eskilson J,et al.Simics:A Full System Simulation Platform[J].IEEE Computer,2002,35(2):50-58.
[7]Engblom J,Ekblom D.SIMICS:A Commercially Proven Full-system Simulation Framework[C]//Proceedings of Workshop on Simulation in European Space Pro-grammes.Noordwijk,the Netherlands:[s.n.],2006:215-222.
[8]SESC Simulator[EB/OL].[2015-04-21].http://sesc.sourceforge.net.
[9]Binkert N,Beckmann B.The Gem5 Simulator[J].SIGARCH Computer Architecture,2011,39(2):1-7.
(下转第67页)
(上接第59页)
[10]Hu Xiangdong,Guo Yong,Zhu Ying,et al.Design and Application of Instruction Set Simulator on Multi-core Verification[J].Journal of Computer Science and Technology,2010,25(2):267-273.
[11]Tullsen D M,Eggers S J,Emer J S,et al.Exploiting Choice:Instruction Fetch and Issue on An Implementable Simultaneous Multithreading Processor[C]//Proceed-ings of the 23rd Annual International Symposium on Computer
Architecture.Washington D.C.,USA:IEEE Press,1996:191-202.
[12]Lo J L,Eggers S J,Emer J S,et al.Converting Thread-level Parallelism to Instruction-level Parallelism via Simultaneous Multithreading[J].ACM Transactions on Computer Systems,1997,15(3):322-354.
[13]李祖松,许先超,胡伟武,等.龙芯2号处理器的同时多线程设计[J].计算机学报,2009,32(11):2265-2273.
[14]Marr D,Binns F,Hill D,et al.Hyper Threading Technology Architecture and Microarchitecture[J].Intel Technology Journal,2002,6(1):4-15.
[15]蒙祖强,周石泉,黄柏雄.基于多线程技术的分辨函数析取范式生成算法[J].计算机工程,2013,39(1):45-48.
编辑索书志 |