作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2010, Vol. 36 ›› Issue (4): 4-6. doi: 10.3969/j.issn.1000-3428.2010.04.002

• 博士论文 • 上一篇    下一篇

多核处理器片上存储系统研究

黄安文,高 军,张民选   

  1. (国防科技大学计算机学院并行与分布处理国家重点实验室,长沙 410073)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2010-02-20 发布日期:2010-02-20

Research on On-chip Memory System of Multi-core Processor

HUANG An-wen, GAO Jun, ZHANG Min-xuan   

  1. (National Key Laboratory for Parallel and Distributed Processing, School of Computer Science, National University of Defense Technology, Changsha 410073)
  • Received:1900-01-01 Revised:1900-01-01 Online:2010-02-20 Published:2010-02-20

摘要: 针对多核处理器计算能力和访存速度间差异不断增大对多核系统性能提升的制约问题,分析几款典型多核处理器存储系统的设计特点,探讨多核处理器片上存储系统发展的关键技术,包括延迟造成的非一致cache访问、核与cache互连形式对访存性能的束缚以及片上cache设计的复杂化等。

关键词: 多核, 存储系统, 非一致cache访问

Abstract: Aiming at the problem that memory system on chip becomes a bottleneck of improving the performance of multi-core processor as the speed distinction between CPU and memory increases. This paper analyses the design characters of memory system in multi-core processor, such as Non-Uniform Cache Access(NUCA) caused by delay, constraint to access performance of connection between core and cache, and complexity of on-chip cache design.

Key words: multi-core, memory system, Non-Uniform Cache Access(NUCA)

中图分类号: