Design of Universal Configurable Data Exciter

doi:10.19678/j.issn.1000-3428.0050017

Computer Engineering ›› 2019, Vol. 45 ›› Issue (9): 260-263. doi: 10.19678/j.issn.1000-3428.0050017

Previous Articles Next Articles

Design of Universal Configurable Data Exciter

LU Zhaoyan, JIANG Zejun, CHEN Jinchao, WANG Yuantian

School of Computer Science, Northwestern Polytechnical University, Xi'an 710129, China

Received:2018-01-08 Revised:2018-08-01 Online:2019-09-15 Published:2019-09-03

通用可配置数据激励器设计

鲁兆妍, 蒋泽军, 陈进朝, 王元天

西北工业大学计算机学院, 西安 710129

作者简介:鲁兆妍(1993-),女,硕士研究生,主研方向为分布式系统模型检测;蒋泽军,教授;陈进朝,讲师;王元天,硕士研究生。
基金资助:
国防基础科研计划项目"网络化嵌入式软件验证平台实现技术研究"（JCKY2016212B004）。

Abstract

Abstract: Existing generation technologies for directional excitation and random excitation is time-consuming,and result in heavy workloads for cross-platform use.To address the problem,a universal configurable data exciter is designed based on internal logic automata.The exciter combines autonomous data excitation and responsive excitation.Results of simulation on the combat vehicle navigation equipment show that the exciter has high accuracy and efficiency.The average response time to an event is 0.493 ms and the average formation time of the logic automata is 0.13 ms.

Key words: data exciter, autonomous excitation, responsive excitation, versatility, configurability

摘要： 针对数据激励生成器中定向激励和随机激励生成技术耗时长、跨平台使用时工作量大的问题，结合自主数据激励和响应数据激励2种激励产生方式，以内部逻辑自动机为核心，设计一种通用可配置的数据激励器。在战车导航设备上进行模拟验证，结果表明，该激励器具有较高的准确率和执行效率，其平均事件响应时间为0.493 ms，逻辑自动机平均形成时间为0.13 ms。

关键词: 数据激励器, 自主激励, 响应激励, 通用性, 可配置性

CLC Number:

TP391

LU Zhaoyan, JIANG Zejun, CHEN Jinchao, WANG Yuantian. Design of Universal Configurable Data Exciter[J]. Computer Engineering, 2019, 45(9): 260-263.

鲁兆妍, 蒋泽军, 陈进朝, 王元天. 通用可配置数据激励器设计[J]. 计算机工程, 2019, 45(9): 260-263.

/ / Recommend / Download Citations

URL: http://www.ecice06.com/EN/10.19678/j.issn.1000-3428.0050017

http://www.ecice06.com/EN/Y2019/V45/I9/260

Figures/Tables 6

References

[1] 苏恩杰.嵌入式系统网络化技术应用研究[D].西安:西北工业大学,2004.
[2] MCCOMBIE B.Embedded Web servers now and in the future[J].Real-Time Magazine,1998(3):82-83.
[3] FOSTER H D.Trends in functional verification:a 2014 industry study[C]//Proceedings of Design Automation Conference.Washington D.C.,USA:IEEE Press,2015:1-6.
[4] 陈丽蓉,熊光泽,罗蕾,等.嵌入式软件的覆盖测试[J].单片机与嵌入式系统应用,2002,2(11):8-11.
[5] BERGERON J.Writing testbenches:functional verification of HDL models[M].Berlin,Germany:Springer,2012.
[6] 朱朋.多核处理器功能验证的测试平台优化和激励生成技术[D].杭州:浙江大学,2015.
[7] 张欣,黄凯,孟建熠,等.一种面向微处理器验证的分层随机激励方法[J].计算机应用研究,2010,27(4):1284-1288.
[8] WU Bohan,HUANG C Y.A robust constraint solving framework for multiple constraint sets in constrained random verification[C]//Proceedings of Design Automation Conference.Washington D.C.,USA:IEEE Press,2013:1-7.
[9] NAVEH Y,RIMON M,JAEGER I,et al.Constraint-based random stimuli generation for hardware verification[J].AI Magazine,2006,28(3):13-30.
[10] HAN Xinyu,TANG Longli,JIAN Yang,et al.Testcase auto-drive technology for embedded software of warship[J].Computer Measurement and Control,2015(8):52-63.
[11] 严晓浪,殷燎,黄凯,等.一种用于嵌入式处理器功能验证的动态仿真平台方法:CN101286182[P].2008-10-15.
[12] LIN Y,ROOM E S.Research and implementation soft bus in distributed real-time simulation system[J].Electronic Science and Technology,2015(6):25-36.
[13] MARCHAND H,GAUDIN B.Supervisory control problems of hierarchical finite state machines[C]//Proceedings of IEEE Conference on Decision and Control.Washington D.C.,USA:IEEE Press,2003:1199-1204.
[14] 杨启亮,邢建春,王平,等.设备自动巡检逻辑的层级有限自动机建模与实现[J].解放军理工大学学报(自然科学版),2009,10(6):528-535.
[15] 高峰,邓霏,陈泉根.基于分层模型的半实物仿真测试平台设计[J].计算机工程,2018,44(1):104-109.
[16] DENOYER L,GALLINARI P.A belief networks-based generative model for structured documents:an application to the XML categorization[C]//Proceedings of the 3rd International Conference on Machine Learning and Data Mining in Pattern Recognition.Berlin,Germany:Springer,2003:328-342.

Please choose a citation manager

Content to export