参考文献
[1]Likharev K K,Strukov D B.CMOL:Devices,Circuits,and Architectures[M].Berlin,Germany:Springer,2005.
[2]Likharev K K.Neuromorphic CMOL Circuits[C]//Proceedings of the 3rd IEEE Conference on Nanotechnology.Washington D.C.,USA:IEEE Press,2003:339-342.
[3]Ma X,Strukov D B,Lee J H,et al.Afterlife for Silicon:CMOL Circuit Architectures[C]//Proceedings of the 5th IEEE Conference on IEEE Nanotechnology.Washington D.C.,USA:IEEE Press,2005:175-178.
[4]Snider G S,Williams R S.Nano/CMOS Architectures Using a Field-programmable Nanowire Interconnect[J].Nanotechnology,2007,18(3):77-98.
[5]Strukov D B,Likharev K.CMOL FPGA Circuits[C]//Proceedings of IEEE International Conference on Computer Design.Washington D.C.,USA:IEEE Press,2006:213-219.
[6]Xia Yinshui,Chu Zhufei,Hung W N N,et al.An Integrated Optimization Approach for Nanohybrid Circuit Cell Mapping[J].IEEE Transactions on Nanotech-nology,2011,10(6):1275-1284.
[7]王先建,王伦耀,储著飞,等.基于伪布尔可满足性的纳米CMOS电路单元配置[J].电子与信息学报,2012,34(10):2508-2513.
[8]Sait S M,Arafeh A M.Tabu Search Based Cells Place-ment in Nanofabric Architectures with Restricted Con-nectivity[C]//Proceedings of the 14th International Symposium on Quality Electronic Design.Washington D.C.,USA:IEEE
Press,2013:487-493.
[9]Chu Zhufei,Xia Yinshui,Hung W N N,et al.Timing-driven Logic Restructuring for Nano-hybrid Circuits[J]. International Journal of Electronics,2013,100(5):669-685.
[10]Nikolic K,Sadek A,Forshaw M.Architectures for Reliable Computing with Unreliable Nanodevices[C]//Proceedings of the 1st IEEE Conference on IEEE-NANO.Washington D.C.,USA:IEEE Press,2001:254-259.
[11]Tahoori M B.Application-independent Defect Tolerance of Reconfigurable Nanoarchitectures[J].ACM Journal on Emerging Technologies in Computing Systems,2006,2(3):197-218.
[12]Likharev K K.Defect-tolerant Hybrid CMOS/Nanoelec-tronic Circuits[C]//Proceedings of IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.Washington D.C.,USA:IEEE Press,2008:504-515.
[13]Strukov D B,Likharev K K.CMOL FPGA:A Reconfigurable Architecture for Hybrid Digital Circuits with Two-terminal Nanodevices[J].Nanotechnology,2005,16(6):888-900.
[14]Hung W N N,Gao Changjian,Song Xiaoyu,et al.Defect-tolerant CMOL Cell Assignment via Satisfiabi-lity[J].IEEE Sensors Journal,2008,8(6):823-830.
[15]Yuan Bo,Li Bin.Coverage Optimization for Defect-tolerance Logic Mapping on Nanoelectronic Crossbar Architectures[J].Journal of Computer Science and Technology,2012,27(5):979-988.
[16]任子武,伞冶.自适应遗传算法的改进及在系统辨识中应用研究[J].系统仿真学报,2006,18(1):41-43.
编辑陆燕菲 |