(上接第255页) 参考文献 [1]Awan M U R.Resource Minimal Architecture Design for Software Defined Radio Front-ends[D].Aalborg,Denmark:Aalborg University,2013. [2]Santhosh Y N,Palacha N,Raj C P.Design and VLSI Implementation of Interpolators/Decimators for DUC/DDC[C]//Proceedings of the 3rd International Con-ference on Emerging Trends in Engineering and Techno-logy.Washington D.C.,USA:IEEE Press,2010:755-759. [3]张海峰,赵爱玲.基于FPGA的高速DUC设计与高效实现[J].电讯技术,2012,52(7):1112-1115. [4]Hogenauer E B.An Economical Class of Digital Filters for Interpolation and Decimation[J].IEEE Transactions on Acoustics,Speech and Signal Processing,1981,29(2):155-162. [5]刘涛,詹亚锋,陆建华.改进的高性能级联积分梳状滤波器[J].清华大学学报:自然科学版,2009,49(1):65-68. [6]窦建华,梁红松,胡敏,等.一种改进的CIC抽取滤波器设计[J].系统工程与电子技术,2008,30(5):984-986. [7]Fernandez-Vazquez A,Dolecek G J.Maximally Flat CIC Compensation Filter:Design and Multiplierless Implementation[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2012,59(2):113-117. [8]姜岩峰,张东,于明.数字接收机中CIC滤波器的设计[J].电子测量与仪器学报,2011,25(8):671-675. [9]Richard G L.Understanding Digital Signal Process-ing[M].[S.l.]:Prentice Hall,2010:390-395. [10]Zanjani S M M,Rahimian S,Fakhraie S M,et al.Experimental Evaluation of Different Realizations of Recursive CIC Filters[C]//Proceedings of the Canadian Conference on Electrical and Computer Engineering.Ottawa,Canada:Ottawa Congress Centre,2006:1056-1059. [11]卢笛.基于FPGA的多速率数字信号上下变频的实现[D].西安:西安电子科技大学,2012. [12]马绍宇,韩雁,蔡友.∑-ΔADC中数字抽取滤波器的多级实现[J].天津大学学报,2007,40(12):1421-1425. [13]程军,赵海龙,陈贵灿.基于CSD编码遗传算法的FIR滤波器优化设计[J].电路与系统学报,2009,14(5):126-130. 编辑顾逸斐 |