Search
E-mail
RSS

Author Login Editor-in-Chief Peer Review Editor Work Office Work
Author Login Editor-in-Chief Peer Review Editor Work Office Work
Efficient Partial-parallel Architecture for Fast Modular Multiplication in GF(2m)
JIANG Jing-fei; NI Xiao-qiang; ZHANG Min-xuan
Computer Engineering . 2007, (18): 4 -7 .  DOI: 10.3969/j.issn.1000-3428.2007.18.002

Copyright © Computer Engineering, All Rights Reserved.
Address：No. 63, Chengliu Road, Shanghai, 201808
Tel: 021-67092217　
E-mail：ecice06@ecict.com.cn
Powered by Beijing Magtech Co. Ltd,.