Search
E-mail
RSS

Author Login Editor-in-Chief Peer Review Editor Work Office Work
Author Login Editor-in-Chief Peer Review Editor Work Office Work
Time Delay Improvement of FPGA Placement Algorithm Based on VPR
REN Xiaoxi,WU Chu,DING Yu
Computer Engineering . 2014, (12): 302 -305 .  DOI: 10.3969/j.issn.1000-3428.2014.12.057

Copyright © Computer Engineering, All Rights Reserved.
Address：No. 63, Chengliu Road, Shanghai, 201808
Tel: 021-67092217　
E-mail：ecice06@ecict.com.cn
Powered by Beijing Magtech Co. Ltd,.