Search
E-mail
RSS

Author Login Editor-in-Chief Peer Review Editor Work Office Work
Author Login Editor-in-Chief Peer Review Editor Work Office Work
FPGA Accelerator of 3DES algorithm based on OpenCL
Wu Jianfeng , Zheng Bowen , Nie Yi , Chai Zhilei
Computer Engineering . 0, (): 0 -0 .  DOI: 10.19678/j.issn.1000-3428.0059779

Copyright © Computer Engineering, All Rights Reserved.
Address：No. 63, Chengliu Road, Shanghai, 201808
Tel: 021-67092217　
E-mail：ecice06@ecict.com.cn
Powered by Beijing Magtech Co. Ltd,.