Search
E-mail
RSS

Author Login Editor-in-Chief Peer Review Editor Work Office Work
Author Login Editor-in-Chief Peer Review Editor Work Office Work
FPGA Accelerator for 3DES Algorithm Based on OpenCL
WU Jianfeng, ZHENG Bowen, NIE Yi, CHAI Zhilei
Computer Engineering . 2021, (12): 147 -155,162 .  DOI: 10.19678/j.issn.1000-3428.0059799

Copyright © Computer Engineering, All Rights Reserved.
Address：No. 63, Chengliu Road, Shanghai, 201808
Tel: 021-67092217　
E-mail：ecice06@ecict.com.cn
Powered by Beijing Magtech Co. Ltd,.