参考文献
[1]Viswanathan N,Paramasivam K,Somasundaram K.Exploring Hierarchical,Cluster Based 3D Topologies for 3D NoC[J].Procedia Engineering,2012,30(9):606-615.
[2]Chen Y,Hu Jianhao,Ling Xiang.A Novel 3D NoC Architecture Based on De Bruijn Graph[J].Computers & Electrical Engineering,2012,38(3):801-810.
[3]Cong J,Wei Jie,Zhang Yan.A Thermal-driven Floorplanning Algorithm for 3D ICs[C]//Proceedings of IEEE/ACM International Conference on Computer-aided Design.Washington D.C.,USA:IEEE Press,2004:306-313.
[4]Cong J,Zhang Yan.Thermal via Planning for 3-D ICs[C]//Proceedings of IEEE/ACM International Conference on Computer-aided Design.Washington D.C.,USA:IEEE Press,2005:745-752.
[5]Goplen B,Sapatnekar S.Thermal via Placement in 3D ICs[C]//Proceedings of 2005 International Symposium on Physical Design.New York,USA:ACM Press,2005:167-174.
[6]Kagami T,Matsutani H,Koibuchi M,et al.Headfirst Sliding Routing:A Time-based Routing Scheme for Bus-NoC Hybrid 3-D Architecture[C]//Proceedings of the 7th IEEE/ACM International Symposium on Networks on Chip.Washington D.C.,USA:IEEE Press,2013:1-8.
[7]Rahmani A M,Liljeberg P,Plosila J,et al.Developing a Power-efficient and Low-cost 3D NoC Using Smart GALS-based Vertical Channels[J].Journal of Computer and System Sciences,2013,79(4):440-456.
[8]Miller F,Wild T,Herkersdorf A.Virtualized and Fault-tolerant Inter-layer-links for 3D-ICs[J].Microprocessors and Microsystems,2013,37(8):823-835.
[9]谭海,何月顺,靳文兵,等.V-Mesh:面向三维堆叠芯片的低延时低功耗片上网络结构[J].计算机学报,2014,37(10):2139-2152.
[10]Miyakawa N.A 3D Prototyping Chip Based on a Wafer-level Stacking Technology[C]//Proceedings of 2009 Asia and South Pacific Design Automation Conference.Washington D.C.,USA:IEEE Press,2009:416-420.
[11]Katti G,Stucchi M,de Meyer K,et al.Electrical Modeling and Characterization of Through Silicon via for Three-dimensional ICs[J].IEEE Transactions on Electron Devices,2010,57(1):256-262.
[12]Yin A W,Xu T C,Yang B,et al.Change Function of 2D/3D Network-on-chip[C]//Proceedings of the 11th International Conference on Computer and Information Technology.Washington D.C.,USA:IEEE Press,2011:181-188.
[13]Xu T C,Liljeberg P,Tenhunen H.Optimal Number and Placement of Through Silicon Vias in 3D Network-on-chip[C]//Proceedings of the 14th International Sym-posium on Design and Diagnostics of Electronic Circuits & Systems.Washington D.C.,USA:IEEE Press,2011:105-110.
[14]Mohapatra P.Wormhole Routing Techniques for Directly Connected Multi-computer Systems[J].ACM Computing Surveys,1998,30(3):374-410.
[15]Dally W J,Towles B P.Principles andPractices of Inter-connection Networks[M].Amsterdam,the Netherlands:Elsevier,2004.
[16]Ebrahimi M,Chang X,Daneshtalab M,et al.DyXYZ:Fully Adaptive Routing Algorithm for 3D NoCs[C]//Proceedings of the 21st Euromicro International Conference on Parallel,Distributed,and Network-based Processing.Washington D.C.,USA:IEEE Computer Society,2013:499-503.
编辑陆燕菲
|