参考文献
[1]胡伟武.共享存储系统结构[M].北京:高等教育出版社,2001.
[2]ACACIO M,GONZáLEZ J,GARCíA J.A New Scalable Directory Architecture for Large-scale Multipro-cessors[C]//Proceedings of the 7th International Symposium on High-performance Computer Architecture.[S.1.]:IEEE Computer Society,2001:97-106.
[3]ACACIO M,GONZáLEZ J,GARCíA J.A Two-level Directory Architecture for Highly Scalable CC-NUMA Multiprocessors[J].IEEE Transactions on Parallel and Distributed Systems,2005,16(5):67-79.
[4]MARTIN M M K,HARPER P J,SORIN D J,et al.Using Destination-set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared Memory Multipro-cessors[C]//Proceedings of the 30th Annual International Symposium on Computer Architecture.Washington D .C.,USA:IEEE Press,2003:206-217.
[5]AHMED A,CONWAY P,HUGHES B,et al.AMD Opteron Shared Memory MP Systems[C]//Proceedings of the 14th HC’02.Washington D.C.,USA:IEEE Press,2002:216-228.
[6]CONWAY P,KALYANASUNDHARAM N,DONLEY G,et al.Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor[J].IEEE Micro,2010,30(2):16-29.
[7]STARKE W J,STUECHELI J,DALY D M,et al.The Cache and Memory Subsystems of the IBM POWER8 Processor[J].IBM Journal of Research and Development,2015,59(1):1-3,13.
[8]MARTY M R.Cache Coherence Techniques for Multicore Processors[D].Madison,USA:University of Wisconsin at Madison,2008.
[9]MARTY M R,BINGHAM J D,HILL M D,et al.Improving Multiple-CMP Systems Using Token Coherence[C]//Proceedings of the 11th IEEE Symposium on High-performance Computer Architecture.Washington D .C.,USA:IEEE Press,2005:328-339.
(下转第30页)
(上接第22页)
[10]MARTIN M M K,SORIN D J,BECHMANN B M,et al.Multifacet’s General Execution-driven Multiprocessor Simulator Toolset[J].Computer Architecture News,2005,33(4):92-99.
[11]WOO S C,OHARA M,TORRIE E,et al.The SPALSH-2 Programs:Characterization and Methodological Considera-tions[C]//Proceedings of the 22th International Conference on Computer Architecture.Washington D.C.,USA:IEEE Press,1995:24-36.
[12]MARTIN M M K,SORIN D J,HILL M D,et al.Bandwidth Adaptive Snooping[C]//Proceedings of the 8th Symposium on High-performance Computer Architecture.Washington D.C.,USA:IEEE Press,2002:251-262.
[13]YEH T Y,PATT Y N.A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History[C]//Proceedings of the 20th Annual Inter-national Symposium on Computer Architecture.Goteborg,Sewden:[s.n.],1993:257-266.
[14]BILIR E E,DICKSON R M,HU Y,et al.Multicast Snooping:A New Coherence Method Using a Multicast Address Network[C]//Proceedings of the 26th Annual International Symposium on Computer Architecture.Washington D.C.,USA:IEEE Press,1999:294-304.
[15]RAGHAVAN A,BLUNDELL C,MARTIN M M K.Token Tenure:PATCHing Token Counting Using Directory-based Cache Coherence[C]//Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture.[S.1.]:IEEE Computer Society,2008:47-58.
编辑索书志 |