Design of Memristive Multiplier Based on Complementary Resistive Switch

doi:10.19678/j.issn.1000-3428.0064367

Abstract

Abstract: The existing memristive arithmetic logic primarily uses a single memristor as the storage unit, which is vulnerable to leakage currents in the memristor cross array and the high complexity of logic synthesis in a logic circuit design;consequently, increased delays and area overheads will be indicated in the serial addition operation of the current multiplier design.A Complementary Resistive Switch(CRS) is a key device for realizing the memristive arithmetic logic as it can reconfigure the logic circuit operation speed and restrains leakage currents in a memristor cross array.A memristive multiplier with weak carry dependency is proposed herein.To improve the logic performance of the memristor, based on the circuit structure of the CRS, two types of optimization schemes for the adder are designed to simplify the operation steps. Subsequently, by improving the classical multiplication method and disassembling the carry data, the dependency between carry data during the operation is reduced, and a parallel addition operation is realized.By mapping the designed multiplier to a hybrid CMOS/crossbar structure, the performance of multiplication computation is improved significantly.The feasibility of the proposed multiplier is verified in a Spice simulation environment.The simulation results show that compared with the existing multiplier, the proposed multiplier reduces the delay cost from O(n²) to the linear level and reduces the area cost by approximately 70%.

Key words: memristor, Complementary Resistive Switch(CRS), hybrid CMOS/crossbar structure, adder, multiplier

摘要： 现有的忆阻算术逻辑多采用单个忆阻器作为存储单元，在忆阻交叉阵列中易受到漏电流以及设计逻辑电路时逻辑综合复杂度高的影响，导致当前乘法器设计中串行化加法操作的延时和面积开销增加。互补电阻开关具有可重构逻辑电路的运算速度和抑制忆阻交叉阵列中漏电流的性能，是实现忆阻算术逻辑的关键器件。提出一种弱进位依赖的忆阻乘法器。为提升忆阻器的逻辑性能，基于互补电阻开关电路结构，设计两种加法器的优化方案，简化操作步骤。在此基础上，通过改进传统的乘法实现方式，并对进位数据进行拆解，降低运算过程中进位数据之间的依赖性，实现并行化的加法运算。将设计的乘法器映射到混合CMOS/crossbar结构中，乘法计算性能得到大幅提高。在Spice仿真环境下验证所提乘法器的可行性。仿真实验结果表明，与现有的乘法器相比，所提乘法器的延时开销从O（n²）降低为线性级别，同时面积开销降低约70%。

关键词: 忆阻器, 互补电阻开关, 混合CMOS/crossbar结构, 加法器, 乘法器

CLC Number:

TP331.2

LI Zhigang, CHEN Hui, LIU Peng, WU Jigang. Design of Memristive Multiplier Based on Complementary Resistive Switch[J]. Computer Engineering, 2023, 49(1): 201-209.

李志刚, 陈辉, 刘鹏, 武继刚. 基于互补电阻开关的忆阻乘法器设计[J]. 计算机工程, 2023, 49(1): 201-209.

/ / Recommend / Download Citations

URL: http://www.ecice06.com/EN/10.19678/j.issn.1000-3428.0064367

http://www.ecice06.com/EN/Y2023/V49/I1/201

Figures/Tables 20

References

[1] KVATINSKY S.Real processing-in-memory with memristive memory processing unit (mMPU)[C]//Proceedings of International Conference on Application-Specific Systems, Architectures and Processors.Washington D.C., USA:IEEE Press, 2019:142-148.
[2] SEBASTIAN A, LE GALLO M, KHADDAM-ALJAMEH R, et al.Memory devices and applications for in-memory computing[J].Nature Nanotechnology, 2020, 15(7):529-544.
[3] 段飞腾, 崔宝同.基于忆阻器时滞神经网络的全局稳定性新判据[J].计算机工程, 2015, 41(7):210-214. DUAN F T, CUI B T.New criterion for global stability based on memristor time delay neural network[J].Computer Engineering, 2015, 41(7):210-214.(in Chinese)
[4] YANG J J, STRUKOV D B, STEWART D R.Memristive devices for computing[J].Nature Nanotechnology, 2013, 8(1):13-24.
[5] 赵毅, 陈辉, 刘鹏, 等.基于互补式忆阻器的多路复用器设计与实现[J].微电子学与计算机, 2022, 39(5):96-103. ZHAO Y, CHEN H, LIU P, et al.Design and implementation of multiplexer based on complementary resistive switches[J].Microelectronics & Computer, 2022, 39(5):96-103.(in Chinese)
[6] 李志刚, 陈辉, 刘鹏, 等.基于择多-非-图的忆阻加法器设计[J].微电子学与计算机, 2022, 39(5):104-110. LI Z G, CHEN H, LIU P, et al.Memristive adder design based on majority-inverter-graph[J].Microelectronics & Computer, 2022, 39(5):104-110.(in Chinese)
[7] SIEMON A, MENZEL S, WASER R, et al.A complementary resistive switch-based crossbar array adder[J].IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2015, 5(1):64-74.
[8] HAJ-ALI A, BEN-HUR R, WALD N, et al.Efficient algorithms for in-memory fixed point multiplication using MAGIC[C]//Proceedings of International Symposium on Circuits and Systems.Washington D.C., USA:IEEE Press, 2018:1-5.
[9] TALATI N, GUPTA S, MANE P, et al.Logic design within memristive memories using memristor-aided loGIC[J].IEEE Transactions on Nanotechnology, 2016, 15(4):635-650.
[10] IMANI M, GUPTA S, ROSING T.Ultra-efficient processing in-memory for data intensive applications[C]//Proceedings of the 54th Annual Design Automation Conference.New York, USA:ACM Press, 2017:1-6.
[11] TAHERINEJAD N, DELAROCHE T, RADAKOVITS D, et al.A semi-serial topology for compact and fast IMPLY-based memristive full adders[C]//Proceedings of the 17th International New Circuits and Systems Conference.New York, USA:ACM Press, 2019:1-4.
[12] RADAKOVITS D, TAHERINEJAD N, CAI M Y, et al.A memristive multiplier using semi-serial IMPLY-based adder[J].IEEE Transactions on Circuits and Systems I:Regular Papers, 2020, 67(5):1495-1506.
[13] ALAM M R, NAJAFI M H, TAHERINEJAD N.Exact in-memory multiplication based on deterministic stochastic computing[C]//Proceedings of International Symposium on Circuits and Systems.Washington D.C., USA:IEEE Press, 2020:1-5.
[14] WANG Y M, LI Y, SHEN H H, et al.A few-step and low-cost memristor logic based on MIG logic for frequent-off instant-on circuits in IoT applications[J].IEEE Transactions on Circuits and Systems II:Express Briefs, 2019, 66(4):662-666.
[15] KVATINSKY S, SATAT G, WALD N, et al.Memristor-based material implication (IMPLY) logic:design principles and methodologies[J].IEEE Transactions on Very Large Scale Integration Systems, 2014, 22(10):2054-2066.
[16] GUCKERT L, SWARTZLANDER E E.MAD gates-memristor logic design using driver circuitry[J].IEEE Transactions on Circuits and Systems II:Express Briefs, 2017, 64(2):171-175.
[17] GUCKERT L, SWARTZLANDER E E.Optimized memristor-based multipliers[J].IEEE Transactions on Circuits and Systems I:Regular Papers, 2017, 64(2):373-385.
[18] JIN H, LIU C, LIU H K, et al.ReHy:a ReRAM-based digital/analog hybrid PIM architecture for accelerating CNN training[J].IEEE Transactions on Parallel and Distributed Systems, 2022, 33(11):2872-2884.
[19] STRUKOV D B, SNIDER G S, STEWART D R, et al.The missing memristor found[J].Nature, 2008, 453(7191):80-83.
[20] LINN E, ROSEZIN R, KÜGELER C, et al.Complementary resistive switches for passive nanocrossbar memories[J].Nature Materials, 2010, 9(5):403-406.
[21] LINN E, ROSEZIN R, TAPPERTZHOFEN S, et al.Beyond von Neumann-logic operations in passive crossbar arrays alongside memory operations[J].Nanotechnology, 2012, 23(30):305205.
[22] BREUER T, SIEMON A, LINN E, et al.A HfO2-based complementary switching crossbar adder[J].Advanced Electronic Materials, 2015, 1(10):1-10.
[23] PICKETT M D, STRUKOV D B, BORGHETTI J L, et al.Switching dynamics in titanium dioxide memristive devices[J].Journal of Applied Physics, 2009, 106(7):1-6.
[24] BIOLEK D, BIOLKOVÁ V, BIOLEK Z.SPICE model of memristor with nonlinear dopant drift[J].Radioengineering, 2009, 18(2):210-214.
[25] KVATINSKY S, FRIEDMAN E G, KOLODNY A, et al.TEAM:ThrEshold adaptive memristor model[J].IEEE Transactions on Circuits and Systems I:Regular Papers, 2013, 60(1):211-221.
[26] KVATINSKY S, RAMADAN M, FRIEDMAN E G, et al.VTEAM:a general model for voltage-controlled memristors[J].IEEE Transactions on Circuits and Systems II:Express Briefs, 2015, 62(8):786-790.

Please choose a citation manager

Content to export