Design and Implementation of Javacard CPU

doi:10.3969/j.issn.1000-3428.2007.10.100

Computer Engineering ›› 2007, Vol. 33 ›› Issue (10): 280-282. doi: 10.3969/j.issn.1000-3428.2007.10.100

• Developmental Research • Previous Articles Next Articles

Design and Implementation of Javacard CPU

ZHANG Dexue, GUO Li, FU Zhongqian, HE Li

（Department of Electronic Science and Technology, University of Sciences and Technology of China, Hefei 230026）

Received:1900-01-01 Revised:1900-01-01 Online:2007-05-20 Published:2007-05-20

Javacard CPU的设计与实现

张德学，郭立，傅忠谦，何力

（中国科技大学电子科学与技术系，合肥 230026）

Abstract

Abstract: Javacard is the development direction of smart card. Most of the Javacard systems use the software virtual machine to execute Javacard instruction. The system takes up a great deal of hardware resources, and it is unefficient. The resolution is to implement the hardware Javacard instruction processor. This paper describes a design of Javacard hardware processor based on microcode.

Key words: Javacard, CPU, Smartcard

摘要： 支持Javacard技术标准是智能卡的发展方向，目前的Javacard系统大多是采用软件虚拟机的方式来解释执行或者通过just-in-time方式执行Java指令，系统软件平台本身占用了大量的资源，且执行效率不高。解决这些问题的方法就是实现硬件Javacard指令处理器。该文给出了一种基于微码的Javacard指令处理器的FPGA设计和实现，以Javacard CPU为核心搭建Javacard CPU测试平台，并将其集成在一块FPGA上实现。

关键词: Javacard, 处理器, 智能卡

CLC Number:

TH166

ZHANG Dexue; GUO Li; FU Zhongqian; HE Li. Design and Implementation of Javacard CPU[J]. Computer Engineering, 2007, 33(10): 280-282.

张德学;郭立;傅忠谦;何力. Javacard CPU的设计与实现[J]. 计算机工程, 2007, 33(10): 280-282.

/ / Recommend / Download Citations

URL: http://www.ecice06.com/EN/10.3969/j.issn.1000-3428.2007.10.100

http://www.ecice06.com/EN/Y2007/V33/I10/280

[1]	LIU Zhibin, HUANG Qiulan, HU Qingbao, CHENG Yaodong, HU Yu, TIAN Haolai. Design and Implementation of Fine-Grained Scheduling Strategy for Kubernetes Heterogeneous Resources [J]. Computer Engineering, 2023, 49(2): 31-36,45.
[2]	YANG Zhoufan, HAN Lin, LI Bingyang, XIE Jingming, HAN Pu, LIU Yongjie. Large-Scale Pipeline Network Simulation Based on “Songshan” Supercomputer System [J]. Computer Engineering, 2022, 48(9): 155-161.
[3]	WANG Junchang,WANG Zhen,FU Xiong. FIFO Queue Algorithm Based on Lock-free Data Structure [J]. Computer Engineering, 2018, 44(8): 315-320.
[4]	SUN Zongxin,ZHANG Guiyun. CPU Parallelization Eclat Algorithm Based on Bit Storage Tid [J]. Computer Engineering, 2018, 44(12): 79-84.
[5]	MA Zhentai,ZHANG Xiaomei. Performance Research and Optimization of BOSS on KVM Platform [J]. Computer Engineering, 2017, 43(7): 70-74.
[6]	XIONG Anping,WANG Yunping,ZOU Yang. Research on HBase Compaction Mechanism Based on Data Redundancy [J]. Computer Engineering, 2017, 43(2): 63-67.
[7]	LIU Niantang,WENG Yu,LIN Yu,ZHANG Wenrui,WEI Zhilei,SHAO Kun. Dynamic Power Management Scheme Based on Software Behavior Prediction [J]. Computer Engineering, 2015, 41(6): 269-273,279.
[8]	XIONG Jing,XIA Zhongping,LIN Jun,YANG Chunhui. Study of Performance Test Scheme of Information System Based on Domestic CPU and OS [J]. Computer Engineering, 2015, 41(12): 82-85,90.
[9]	WANG Fu-Chao, DIAO Lei. List Intersection Algorithm on Multi-core CPU/GPU Platform [J]. Computer Engineering, 2013, 39(4): 296-299,304.
[10]	YUAN Ji-De, HUANG Wen-Jun, LIU Wei-Jun. Design of High-performance Main Controller for Distributed Control System [J]. Computer Engineering, 2012, 38(10): 215-217.
[11]	GU Li-Gong, LIN Zhi-Jiang, TUN Shao-Gang. Research and Implementation of Software Layer Dynamic Frequency Scaling Based on Loongson [J]. Computer Engineering, 2011, 37(9): 41-43.
[12]	JIANG Jian-Yong, LI Chun-Jiang, HU Jun-Shan. Real-time Performance Optimization of Linux2.6 Based on CK-CPU [J]. Computer Engineering, 2011, 37(17): 236-238.
[13]	JIN Wei, LI Meng-Lu, WENG Chu-Liang. Security Analysis of Virtual Machine Monitor [J]. Computer Engineering, 2011, 37(15): 116-118,121.
[14]	SHU Ji-Bei, KONG Xue, ZHENG Zhe, CHU Yong-Xin, FU Yu-Zhuo. Actual Usability Evaluation and Development Trend Anaysis of FPGA [J]. Computer Engineering, 2011, 37(13): 282-284.
[15]	LIU Yong-Lei, JIN Zhi-Gang, CHEN Zhe, LIU Jing-Wei. Design and Implementation of High-speed Brute Forcer for wpa/wpa2-psk [J]. Computer Engineering, 2011, 37(10): 125-127.

Please choose a citation manager

Content to export

Design and Implementation of Javacard CPU

Javacard CPU的设计与实现

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments

模态框（Modal）标题

Please choose a citation manager

Content to export

Design and Implementation of Javacard CPU

Javacard CPU的设计与实现

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments