Research on Architecture Design of Multi-core Processor

doi:10.3969/j.issn.1000-3428.2007.16.073

Computer Engineering ›› 2007, Vol. 33 ›› Issue (16): 208-210. doi: 10.3969/j.issn.1000-3428.2007.16.073

• Engineer Application Technology and Realization • Previous Articles Next Articles

Research on Architecture Design of Multi-core Processor

HE Jun, WANG Biao

(National High Performance IC Shanghai Design Center, Shanghai 201204)

Received:1900-01-01 Revised:1900-01-01 Online:2007-08-20 Published:2007-08-20

多核处理器的结构设计研究

何军，王飙

（国家高性能集成电路上海设计中心，上海 201204）

Abstract

Abstract: On the issue how to design the architecture of multi-core processor as to improve its performance, this paper researches on the multi-core processor architecture design referring to the theory of traditional multiprocessor, discloses the development trends of commercial multi-core processors by making a study of current commercial multi-core processors, and reflects on the future of multi-core processor design.

Key words: multi-core processor, ILP, TLP, processor architecture

摘要： 围绕如何进行多核处理器的结构设计，提高处理器性能这一问题，结合传统多处理机设计原理对多核处理器结构设计进行了研究，并对当前主要商业多核处理器进行了研究，揭示了其发展趋势，探索了未来多核处理器设计的发展方向。

关键词: 多核处理器, ILP, TLP, 处理器结构

CLC Number:

TN47

HE Jun; WANG Biao. Research on Architecture Design of Multi-core Processor[J]. Computer Engineering, 2007, 33(16): 208-210.

何军;王飙. 多核处理器的结构设计研究[J]. 计算机工程, 2007, 33(16): 208-210.

/ / Recommend / Download Citations

URL: http://www.ecice06.com/EN/10.3969/j.issn.1000-3428.2007.16.073

http://www.ecice06.com/EN/Y2007/V33/I16/208

[1]	ZHOU Yonghao, XU Jinlong, LI Bin, QIAN Hong, NIE Kai. Parallel Compilation Optimization Method for Sunway High Performance Multi-Core Processors [J]. Computer Engineering, 2022, 48(9): 130-138.
[2]	ZHU Guohui, LIU Lu, LEI Lanjie. Service Function Chain Design and Mapping Algorithm Based on VNF Combination [J]. Computer Engineering, 2020, 46(4): 183-188,197.
[3]	FENG Guofu, SHU Yujuan, CHEN Ming, DONG Lifu. Multi-objective Self-adative Power Consumption Control Method Based on big.LITTLE Architecture [J]. Computer Engineering, 2019, 45(7): 60-65.
[4]	ZHANG Zhen,FAN Xingyue,GUO Yutian,WU Guohua. Dynamic Summarization Update Method Based on Topic Signature [J]. Computer Engineering, 2018, 44(6): 169-175.
[5]	ZHAO Ruijiao,ZHU Yian,LI Lian. Mixed-criticality Task Scheduling Algorithm Based on Heterogeneous Multi-core System [J]. Computer Engineering, 2018, 44(2): 51-55.
[6]	ZHANG Jing,SUN Shaojie,FAN Hongbo,FU Xin,ZHANG Guo. Task Scheduling Algorithm in Heterogeneous Multi-core Processor with High Real-time Performance [J]. Computer Engineering, 2017, 43(5): 55-59.
[7]	ZHU Yian,HUANG Linlin,LI Lian,LUO Shuyan. Safety-critical Task Scheduling Method for Partitioned Operating System in Multi-core Platform [J]. Computer Engineering, 2017, 43(12): 38-44.
[8]	CHEN Weijian,GUO Yong,YIN Fei. Realization and Application of Shenwei Simultaneous Multithreading Functional Simulator [J]. Computer Engineering, 2016, 42(6): 55-59,67.
[9]	PENG Yi,AN Hong,JIN Xu,CHENG Yichao,CHI Mengxian,SUN Sun. Hardware Simulation System for Network on Chip Based on Distributed Simulation Mechanism [J]. Computer Engineering, 2016, 42(5): 71-79.
[10]	FENG Jie,JING Ming’e,YU Zhiyi. Routing Algorithm Based on Double-layer Network on Chip [J]. Computer Engineering, 2016, 42(4): 83-87.
[11]	LI Jing,QIAO Rui,LIU Zhizhong. Solution of Web Service Composition Scheduling Problem Combining with Game Theory and Multi-objective MILP [J]. Computer Engineering, 2016, 42(1): 11-17.
[12]	YU Jianming,ZHOU Wei,YU Zhiyi. Reliable Test Structure for Network on Chip Based on Multilayer Network [J]. Computer Engineering, 2015, 41(1): 275-278.
[13]	WANG Ling, HUANG Yan, YUAN Guang-hui. Research on Reuse-aware Non-uniform Cache Migration Strategy [J]. Computer Engineering, 2014, 40(2): 81-85.
[14]	XU Li, SHI Shao-bo. A Task Scheduling and Allocation Algorithm for Asymmetric Multi-core Software-defined Radio [J]. Computer Engineering, 2014, 40(1): 83-87,97.
[15]	GUO Meng-Jiang, HUANG Ying, XIE Zhong. A WebGIS Model Optimization Strategy Under Multi-core Environment [J]. Computer Engineering, 2013, 39(8): 15-19.

Please choose a citation manager

Content to export

Research on Architecture Design of Multi-core Processor

多核处理器的结构设计研究

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments

模态框（Modal）标题

Please choose a citation manager

Content to export

Research on Architecture Design of Multi-core Processor

多核处理器的结构设计研究

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments