[1] Chen Liguang, Wang Yabin, Wu Fang, et al. Design and Implementation of an FDP Chip[J]. Journal of Semicon- ductors, 2008, 29(4): 713-718. [2] Dasdan A, Kolay S, Yazgan M. Derating for Static Timing Analysis: Theory and Practice[C]//Proc. of ISQED’09. Washington D. C., USA: IEEE Computer Society, 2009: 719-721. [3] 郝玉虹, 付宇卓, 鲁 欣. SoC芯片STA的时钟约束问题研究[J]. 计算机工程, 2005, 31(18): 50-52. [4] 吴 丹, 刘三清, 徐维锋, 等. 深亚微米ASIC设计中的时序约束与静态时序分析[J]. 电子工程师, 2004, 30(3): 16-19. [5] 林瑞清, 孙佳佳, 辛晓宁. 时序模型建立的静态时序分析技术[J]. 微电子学与计算机, 2005, 22(10): 171-174. [6] Gilla S M. Library Characterization and Static Timing Analysis[D]. Portland, USA: Portland State University, 2010. [7] Meng Xiangzhi, Chen Liguang, Zhou Hao, et al. FPGA Interconnect Timing Library Based on the Statistical Method[C]//Proc. of ASICON’11. Guangzhou, China: [s. n.], 2011: 393-396. [8] 陈 星, 王丽云, 王 元, 等. 高性能可编程互连资源设计研究[J]. 电子学报, 2011, 39(5): 1164-1168. [9] Elmore W C. Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers[M]. [S. l.]: Atomic Energy Commission, 1947. [10] 张文彤, 闫 洁. SPSS统计分析基础教程[M]. 北京: 高等教育出版社, 2004.
|