参考文献
[1]胡伟武.共享存储系统结构[M].北京:高等教育出版社,2001.
[2]Molka D,Hackenberg D,Schone R,et al.Cache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture[C]//Proceedings of the 44th International Conference on Parallel Processing.Washington D.C.,USA:IEEE Press,2015:739-748.
[3]Ahmed A,Conway P,Hughes B,et al.AMD Opteron Shared Memory MP Systems[EB/OL].[2016-07-14].http://www.cse.wustl.edu/~roger/569M/28_AMD_Hammer_MP_HC_v8.pdf.
[4]Conway P,Kalyanasundharam N,Donley G,et al.Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor[J].IEEE Micro,2010,30(2):16-29.
[5]Starke W J,Stuecheli J,Daly D M,et al.The Cache and Memory Subsystems of the IBM POWER8 Processor[J].IBM Journal of Research and Development,2015,59(1):31-33.
[6]Martin M M K,Sorin D J,Hill M D,et al.Bandwidth Adaptive Snooping[C]//Proceedings of the 8th Symposium on High-performance Computer Architecture.Washington D.C.,USA:IEEE Press,2002:251-262.
[7]Acacio M,Gonzalez J,Garciía J,et al.A New Scalable Directory Architecture for Large-scale Multipro-cessors[C]//Proceedings of the 7th International Symposium on High-performance Computer Architecture.Washington D.C.,USA:IEEE Computer Society,2001:97-106.
[8]Acacio M,Gonzalez J,Garciía J,et al.A Two-level Directory Architecture for Highly Scalable CC-NUMA Multiprocessors[J].IEEE Transactions on Parallel and Distributed Systems,2005,16(1):67-79.
[9]Intel.An Introduction to the Intel Quick Path Interconnect[EB/OL].[2016-03-11].http://www.intel.com/content/www/us/en/io/quickpath-technology/quick-path-interconnect-introduction-paper.html.
[10]Hill M D,Marty M R.Cache Coherence Techniques for Multicore Processors[D].Madison,USA:University of Wisconsin at Madison,2008.
[11]Marty M R,Bingham J D,Hill M D,et al.Improving Multiple-CMP Systems Using Token Coherence[C]//Proceedings of the International Conference on High-performance Computer Architecture.Washington D.C.,USA:IEEE Press,2005:328-339.
[12]陈国良,吴俊敏,章锋,等.并行计算机体系结构[M].北京:高等教育出版社,2002.
[13]Martin M M K,Harper P J,Sorin D J,et al.Using Destination-set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared Memory Multiprocessors[C]//Proceedings of the 30th Annual International Symposium on Computer Architecture.Washington D.C.,USA:IEEE Press,2003:206-217.
[14]Hum H H J,Goodman J R.Forward State for Use in Cache Coherency in a Multiprocessor System:US6922756[P].2005-07-26.
[15]Raghavan A,Blundell C,Martin M M K.Token Tenure:PATCHing Token Counting Using Directory-based Cache Coherence[C]//Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture.Washington D.C.,USA:IEEE Computer Society,2008:47-58.
[16]Martin M M K,Sorin D J,Bechmann B M,et al.Multifacet’s General Execution-driven Multiprocessor Simulator(GEMS) Toolset[J].ACM SIGARCH Computer Architecture News,33(4),2005:92-99.
[17]Woo S C,Ohara M,Torrie E,et al.The SPALSH-2 Programs:Characterization and Methodological Conside-rations[J].ACM SIGARCH Computer Architecture News,1995,23(2):24-36.
编辑陆燕菲 |