Search
E-mail
RSS

Author Login Editor-in-Chief Peer Review Editor Work Office Work
Author Login Editor-in-Chief Peer Review Editor Work Office Work
Implementation of Parallel Signal Processing System Based on FPGA and Multi-DSP
PAN Fangsheng;　ZHAO Feng; XI Jun; LUO Yi
Computer Engineering . 2006, (23): 247 -249 .  DOI: 10.3969/j.issn.1000-3428.2006.23.088

Copyright © Computer Engineering, All Rights Reserved.
Address：No. 63, Chengliu Road, Shanghai, 201808
Tel: 021-67092217　
E-mail：ecice06@ecict.com.cn
Powered by Beijing Magtech Co. Ltd,.