Design and Implementation of DMA Engine in High Speed Network Interface Card

doi:10.3969/j.issn.1000-3428.2007.20.034

Computer Engineering ›› 2007, Vol. 33 ›› Issue (20): 99-100,. doi: 10.3969/j.issn.1000-3428.2007.20.034

• Networks and Communications • Previous Articles Next Articles

Design and Implementation of DMA Engine in High Speed Network Interface Card

DAI Bin, HU Xiao-feng, SUN Zhi-gang, LU Ze-xin

(School of Computer, National University of Defense Technology, Changsha 410073)

Received:1900-01-01 Revised:1900-01-01 Online:2007-10-20 Published:2007-10-20

高速网络接口卡DMA引擎的设计与实现

戴斌，胡晓峰，孙志刚，卢泽新

（国防科技大学计算机学院，长沙 410073）

Abstract

Abstract: As direct access to memory(DMA) is widely used in the high speed network interface card (NIC) design, the DMA engine has become one important component of the high speed NIC. This paper presents the implementation method of the DMA engine in the high speed NIC. This method is used successfully in the 1 000Mb/s Ethernet NIC.

Key words: direct access to memory (DMA) engine, high speed network interface card(NIC), interrupt mechanism, FPGA

摘要： 随着DMA技术在高速网络接口卡设计中的广泛应用，DMA引擎已成为高速网络接口卡的一个重要组成部分。该文提出了一种面向高速网络接口卡的DMA引擎的实现方案，并将之成功地应用于千兆位以太网网络接口卡的具体实现中。

关键词: DMA引擎, 高速网络接口卡, 中断机制, FPGA

CLC Number:

TP393

DAI Bin; HU Xiao-feng; SUN Zhi-gang; LU Ze-xin. Design and Implementation of DMA Engine in High Speed Network Interface Card[J]. Computer Engineering, 2007, 33(20): 99-100,.

戴斌;胡晓峰;孙志刚;卢泽新. 高速网络接口卡DMA引擎的设计与实现[J]. 计算机工程, 2007, 33(20): 99-100,.

/ / Recommend / Download Citations

URL: http://www.ecice06.com/EN/10.3969/j.issn.1000-3428.2007.20.034

http://www.ecice06.com/EN/Y2007/V33/I20/99

[1]	HUANG Zhengwei, LIU Hongwei, XU Yuan. Design of Ultra-Low-Power RISC-V Dedicated Processor for IToF Sensor [J]. Computer Engineering, 2022, 48(9): 146-154.
[2]	FENG Yifei, DING Nan, YE Junchao, CHAI Zhilei. Design and Implementation of Domain-Specific Low-Latency and High-Bandwidth TCP/IP Offload Engine [J]. Computer Engineering, 2022, 48(9): 162-170.
[3]	XI Zhiwen, CAI Jingjing, YANG Wenmin, CHAI Zhilei. Concurrent Request Scheduling Mechanism for FPGA Cloud Platform Based on Microservice Architecture [J]. Computer Engineering, 2022, 48(7): 206-213.
[4]	GONG Jie, ZHAO Shuo, HE Hu, DENG Ning. Design of Quantized CNN Acceleration System Based on FPGA [J]. Computer Engineering, 2022, 48(3): 170-174,196.
[5]	HUANG Rui, JIN Guanghao, LI Lei, JIANG Wenchao, SONG Qingzeng. Design and Implementation of Accelerator for Lightweight Neural Network [J]. Computer Engineering, 2021, 47(9): 185-190,196.
[6]	ZHAO Chenyuan, LI Wenxin, ZHANG Qingxi. An Improved Real-Time Semi-Global Stereo Matching Algorithm and Its Hardware Implementation [J]. Computer Engineering, 2021, 47(9): 162-170.
[7]	DI Xinkai, YANG Haigang. FPGA-based Accelerator for Sparse Convolutional Neutral Network [J]. Computer Engineering, 2021, 47(7): 189-195,204.
[8]	LIU Pengfei, DU Xinjun. Modulation Hopping Communication Based on Three-Dimensional Chaotic System with Weighted Feedback [J]. Computer Engineering, 2021, 47(3): 183-189,195.
[9]	YUAN Jiawei, SONG Qingzeng, WANG Xuechun, JIANG Wenchao, JIN Guanghao. Performance and Power Consumption Measurement and Analysis of Edge Computing Devices [J]. Computer Engineering, 2021, 47(2): 233-238,245.
[10]	SHI Yongquan, JING Naifeng. Evaluation Method Based on FPGA Emulation for Resistive Neural Network Accelerators [J]. Computer Engineering, 2021, 47(12): 209-214.
[11]	WU Jianfeng, ZHENG Bowen, NIE Yi, CHAI Zhilei. FPGA Accelerator for 3DES Algorithm Based on OpenCL [J]. Computer Engineering, 2021, 47(12): 147-155,162.
[12]	ZHANG Hao, WEI Jinghe. Design and Verification of Efficient PLB2AXI Bus Bridge [J]. Computer Engineering, 2020, 46(8): 228-234.
[13]	SONG An, WANG Qin, GU Dawu, GUO Zheng, LIU Junrong, ZHANG Chi. FPGA-based Collection Method for Power Information of Clock Synchronization [J]. Computer Engineering, 2020, 46(6): 115-121.
[14]	LI Tao, HAN Peng, HOU Guandong, ZHAN Jiayuan. Design and Implementation of ORUDP Protocol Stack Based on FPGA [J]. Computer Engineering, 2020, 46(6): 155-163.
[15]	KONG Feiyue, JIANG Xueqin, WAN Xuefen, CHEN Sijing, CUI Jian, YANG Yi. Parallel Implementation of GPU-Based LDPC Enhanced Quasi-Maximum Likelihood Decoder [J]. Computer Engineering, 2020, 46(5): 207-215.

Please choose a citation manager

Content to export

Design and Implementation of DMA Engine in High Speed Network Interface Card

高速网络接口卡DMA引擎的设计与实现

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments

模态框（Modal）标题

Please choose a citation manager

Content to export

Design and Implementation of DMA Engine in High Speed Network Interface Card

高速网络接口卡DMA引擎的设计与实现

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments