Research on Planar Control System of High-speed Laser Cutting Machine

doi:10.3969/j.issn.1000-3428.2007.24.082

Computer Engineering ›› 2007, Vol. 33 ›› Issue (24): 234-236. doi: 10.3969/j.issn.1000-3428.2007.24.082

• Engineer Application Technology and Realization • Previous Articles Next Articles

Research on Planar Control System of High-speed Laser Cutting Machine

ZHU Jun-chao, LIU Tie-gen, ZHAO Jie

Key Laboratory of Opto-electronics Information and Technical Science of Ministry of Education, College of Precision Instrument and Opto-electronics Engineering, Tianjin University, Tianjin 300072

Received:1900-01-01 Revised:1900-01-01 Online:2007-12-20 Published:2007-12-20

二维高速激光切割机控制系统的研究

朱均超，刘铁根，赵劼

天津大学精密仪器与光电子学院光电信息技术科学教育部重点实验室，天津 300072

Abstract

Abstract: This paper introduces a new planar control system of laser cutting machine. This control system consists of PC program and embedded subsystem. The subsystem taking DSP and FPGA as core can provide with powerful data processor and pulse incremental interpolation algorithm, so data can be processed real time and the machining velocity of laser cutting can be improved obviously. The top speed of device reaches 2m/s.

Key words: laser cutting, control system, DSP, FPGA, curve interpolation

摘要： 介绍一种新型二维激光切割机控制系统。该控制系统采用上位PC和下位DSP控制板结合的方式工作，下位机采用DSP和FPGA组合方式工作。利用高速DSP的强大运算能力和FPGA的硬件实时特性，采用改进的脉冲增量插补算法计算，有效提高了激光切割机的加工速度，最高切割速度达到2 m/s。

关键词: 激光切割, 控制系统, 数字信号处理器, 现场可编程门阵列, 曲线插补

CLC Number:

N945

ZHU Jun-chao; LIU Tie-gen; ZHAO Jie. Research on Planar Control System of High-speed Laser Cutting Machine[J]. Computer Engineering, 2007, 33(24): 234-236.

朱均超;刘铁根;赵劼. 二维高速激光切割机控制系统的研究[J]. 计算机工程, 2007, 33(24): 234-236.

/ / Recommend / Download Citations

URL: http://www.ecice06.com/EN/10.3969/j.issn.1000-3428.2007.24.082

http://www.ecice06.com/EN/Y2007/V33/I24/234

[1]	FENG Yifei, DING Nan, YE Junchao, CHAI Zhilei. Design and Implementation of Domain-Specific Low-Latency and High-Bandwidth TCP/IP Offload Engine [J]. Computer Engineering, 2022, 48(9): 162-170.
[2]	HUANG Zhengwei, LIU Hongwei, XU Yuan. Design of Ultra-Low-Power RISC-V Dedicated Processor for IToF Sensor [J]. Computer Engineering, 2022, 48(9): 146-154.
[3]	XI Zhiwen, CAI Jingjing, YANG Wenmin, CHAI Zhilei. Concurrent Request Scheduling Mechanism for FPGA Cloud Platform Based on Microservice Architecture [J]. Computer Engineering, 2022, 48(7): 206-213.
[4]	WANG Xiaoyong, DONG Decun, OU Dongxiu. CPN Modeling and Simulation for Onboard TBTC-CBTC System Degradation Scenario [J]. Computer Engineering, 2022, 48(7): 189-198.
[5]	FAN Mingliang, GUO Zihan, CHAI Xiaonan, SHANG Jiandong. Optimized Realization of Sobel Edge Detection Algorithm for FT-M7002 [J]. Computer Engineering, 2022, 48(6): 193-199.
[6]	GONG Jie, ZHAO Shuo, HE Hu, DENG Ning. Design of Quantized CNN Acceleration System Based on FPGA [J]. Computer Engineering, 2022, 48(3): 170-174,196.
[7]	ZHAO Chenyuan, LI Wenxin, ZHANG Qingxi. An Improved Real-Time Semi-Global Stereo Matching Algorithm and Its Hardware Implementation [J]. Computer Engineering, 2021, 47(9): 162-170.
[8]	HUANG Rui, JIN Guanghao, LI Lei, JIANG Wenchao, SONG Qingzeng. Design and Implementation of Accelerator for Lightweight Neural Network [J]. Computer Engineering, 2021, 47(9): 185-190,196.
[9]	ZHOU Jin, LIU Jie, XIAO Anhong, ZENG Hui, WU Zhiqiang, CHEN Zhi, YANG Xiaohua. Variable Strength Combinatorial Testing Method Based on DCS System Components [J]. Computer Engineering, 2021, 47(9): 178-184.
[10]	DI Xinkai, YANG Haigang. FPGA-based Accelerator for Sparse Convolutional Neutral Network [J]. Computer Engineering, 2021, 47(7): 189-195,204.
[11]	LIAN Wenjuan, ZHAO Duoduo, FAN Xiubin. CFL SSL Security Communication Protocol Based on CFL_BLP Model [J]. Computer Engineering, 2021, 47(6): 152-163.
[12]	LIU Pengfei, DU Xinjun. Modulation Hopping Communication Based on Three-Dimensional Chaotic System with Weighted Feedback [J]. Computer Engineering, 2021, 47(3): 183-189,195.
[13]	YUAN Jiawei, SONG Qingzeng, WANG Xuechun, JIANG Wenchao, JIN Guanghao. Performance and Power Consumption Measurement and Analysis of Edge Computing Devices [J]. Computer Engineering, 2021, 47(2): 233-238,245.
[14]	WU Jianfeng, ZHENG Bowen, NIE Yi, CHAI Zhilei. FPGA Accelerator for 3DES Algorithm Based on OpenCL [J]. Computer Engineering, 2021, 47(12): 147-155,162.
[15]	SHI Yongquan, JING Naifeng. Evaluation Method Based on FPGA Emulation for Resistive Neural Network Accelerators [J]. Computer Engineering, 2021, 47(12): 209-214.

Please choose a citation manager

Content to export

Research on Planar Control System of High-speed Laser Cutting Machine

二维高速激光切割机控制系统的研究

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments

模态框（Modal）标题

Please choose a citation manager

Content to export

Research on Planar Control System of High-speed Laser Cutting Machine

二维高速激光切割机控制系统的研究

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments