参考文献
[1]Ji Shuiwang,Xu Wei,Yang Ming,et al.3D Con-volutional Neural Networks for Human Action Recog-nition[J].IEEE Transactions on Pattern Analysis and Machine Intelligence,2013,35(1):221-231.
[2]Farabet C,Poulet C,Han J Y,et al.CNP:An FPGA-based Processor for Convolutional Networks[C]//Proceedings of International Conference on Field Programmable Logic and Applications.Washington D.C.,USA:IEEE Press,2009:32-37.
[3]LeCun Y,Bottou L,Bengio Y,et al.Gradient-based Learning Applied to Document Recognition[J].Pro-ceedings of the IEEE,1998,86(11):2278-2324.
[4]Sankaradas M,Jakkula V,Cadambi S,et al.A Massively Par-allel Coprocessor for Convolutional Neural Networks[C]//Proceedings of the 20th IEEE International Conference on Application-specific Systems.Washington D.C.,USA:IEEE
Press,2009:53-60.
[5]Nomura O,Morie T.Projection-field-type VLSI Con-volutional Neural Networks Using Merged/Mixed Analog-digital Approach[M]//Ishikawa M,Doya K,Miyamoto H,et al.Neural Information Processing Systems.Berlin,Germany:Springer,2008:1081-
1090.
(下转第119页)
(上接第114页)
[6]Farabet C,Poulet C,LeCun Y.An FPGA-based Stream Processor for Embedded Real-time Vision with Con-volutional Networks[C]//Proceedings of the 12th IEEE International Conference on Computer Vision Work-shops.Washington D.C.,IEEE
Press,2009:878-885.
[7]陆志坚.基于FPGA的卷积神经网络并行结构研究[D].哈尔滨:哈尔滨工程大学,2013.
[8]Yann L,Corinna C.MNIST Dataset[EB/OL].[2016-01-02].http://yannlecuncom/exdb/mnist/.
[9]Perko M,Fajfar I,Tuma T,et al.Low-cost,High-performance CNN Simulator Implemented in FPGA[C]//Proceedings of the 6th IEEE International Workshop on Cellular Neural Networks and Their Applications.Washington D.C.,USA:IEEE
Press,2000:277-282.
[10]马焕芳,赵歆波.基于MapReduce的卷积神经网络算法研究[J].中国体视学与图像分析,2015,20(4):339-346.
[11]吕刚,郝平,盛建荣.一种改进的深度神经网络在小图像分类中的应用研究[J].计算机应用与软件,2014,31(4):182-184.
[12]Simard P Y,Steinkraus D,Platt J C.Best Practices for Convolutional Neural Networks Applied to Visual Document Analysis[C]//Proceedings of the 7th International Conference on Document Analysis and Recognition.Washington
D.C.,USA:IEEE Press,2003:958-962.
[13]Chakradhar S,Sankaradas M,Jakkula V,et al.A Dynamically Configurable Coprocessor for Convolutional Neural Networks[J].ACM SIGARCH Computer Architecture News,2010,38(3):247-257.
[14]Zhang Chen,Li Peng,Sun Guangyu,et al.Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks[C]//Proceedings of 2015 ACM/SIGDA International Symposium on Field-programmable Gate Arrays.New York,USA:ACM
Press,2015:161-170.
[15]Peemen M,Setio A,Mesman B,et al.Memory-centric Acce-lerator Design for Convolutional Neural Networks[C]//Proceedings of the 31st IEEE International Conference on Computer Design.Washington D.C.,USA:IEEE Press,2013:13-19.
编辑金胡考 |