参考文献 [ 1 ] Geer D. Chip Makers Turn to Multicore Processors[J]. Computer,2005,38(5):11-13. [ 2 ] Borkar S. Thousand Core Chips:A Technology Perspective [ C ]/ / Proceedings of the 44th Annual Design Automation Conference. New York, USA: ACM Press, 2007:746-749. [ 3 ] Koren I, Pradhan D K. Yield and Performance Enhancement Through Redundancy in VLSI and WSI Multiprocessor Systems [J]. Proceedings of the IEEE, 1986,74(5):699-711. [ 4 ] 许世网,胡 杨. IBM 称Cell 处理器的成品率只有 10% 至20% [EB / OL]. (2006-07-14). http:/ / tech. qq. com / a / 20060714/ 000202. htm. [ 5 ] Koren I,Koren Z. Defect Tolerance in VLSI Circuits: Techniques and Yield Analysis [J]. Proceedings of the IEEE,1998,86(9):1819-1838. [ 6 ] Zhang Lei,Han Yinhe, Xu Qiang, et al. On Topology Recon-figuration for Defect-tolerant NoC-based Homogeneous Manycore Systems[J]. IEEE Transactions on Very Large Scale Integration Systems,2009,17(9):1173-1186. [ 7 ] Tan P J,Le T,Ng K H,et al. Testing of UltraSPARC T1 Microprocessor and Its Challenges[C] / / Proceedings of IEEE ITC’ 06. Washington D. C. ,USA:IEEE Press, 2006:1-10. [ 8 ] Makar S,Altinis T,Patkar N,et al. Testing of Vega2,a Chip Multi-processor with Spare Processors [ C ] / / Proceedings of IEEE ITC’07. Washington D. C. ,USA: IEEE Press,2007:1-10. [ 9 ] 李晓维,胡 瑜,张 磊,等. 数字集成电路容错设计[M]. 北京:科学出版社,2011. [10] Zhang Lei,Han Yinhe,Li Huawei,et al. Fault Tolerance Mechanism in Chip Many-core Processors[J]. Tsinghua Science & Technology,2007,12(S1):169-174. [11] Zhang Lei,Han Yinhe,Xu Qiang,et al. Defect Tolerance in Homogeneous Manycore Processors Using Core-level Redundancy with Unified Topology [C] / / Proceedings of Conference on Design, Automation and Test in Europe. New York,USA:ACM Press,2008:891-896. [12] Zhang Lei,Han Yinhe,Dong Jianbo,et al. Performanceasymmetry- aware Topology Virtualization for Defecttolerant NoC-based Many-core Processors [ C ] / / Proceedings of IEEE Design, Automation & Test in Europe Conference & Exhibition. Washington D. C. , USA:IEEE Press,2010:1566-1571. [13] Dally W J,Towles B. Route Packets,Not Wires:On-chip Interconnection Networks [ C ]/ / Proceedings of IEEE Design Automation Conference. Washington D. C. ,USA: IEEE Press,2001:684-689. [14] Benini L,de Micheli G. Networks on Chips:A New SoC Paradigm[J]. Computer,2002,35(1):70-78. 编辑 索书志 |