作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2007, Vol. 33 ›› Issue (06): 248-249. doi: 10.3969/j.issn.1000-3428.2007.06.087

• 工程应用技术与实现 • 上一篇    下一篇

8位RISC MCU IP软核仿真的新方法

王祖强,张 华,李 玲   

  1. (山东大学信息科学与工程学院,济南 250100)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2007-03-20 发布日期:2007-03-20

New Method of Simulation for 8-bit RISC MCU IP Soft Core

WANG Zuqiang, ZHANG Hua, LI Ling   

  1. (College of Information Science and Engineering, Shandong University, Jinan 250100)
  • Received:1900-01-01 Revised:1900-01-01 Online:2007-03-20 Published:2007-03-20

摘要: 介绍了一种8位RISC MCU IP核的体系结构,采用自顶向下的设计思想对其进行模块划分,分析了流水线及跳转指令操作的实现,提出建立虚拟指令存储器模块对MCU IP核仿真的方案,并给出对虚拟指令存储器初始化的方法,该方法提高了MCU IP软核仿真的效率。

关键词: RISC, MCU, 仿真, 指令存储器模块

Abstract: According to the top-down design method, this paper introduces the system architecture of one 8-bit RISC MCU IP core, analyzes the technique for realization of pipeline and jump-instruction. It presents a plan of building a virtual instruction memory module for simulation of MCU IP core, and a method to initial the memory are shown, to advance simulation efficiency of MCU IP core.

Key words: RISC, MCU, Simulation, Instruction memory module