检索
E-mail
RSS
作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程

• 开发研究与工程应用 • 上一篇    下一篇

基于FPGA的多通道数据采集控制器设计与实现

赵涛,郭猛,顾亚浏,章阳   

  1. (中国电子科技集团公司第三十二研究所,上海 201808)
  • 收稿日期:2016-09-05 出版日期:2017-06-15 发布日期:2017-06-15
  • 作者简介:赵涛(1982—),男,工程师、硕士,主研方向为嵌入式系统;郭猛、顾亚浏、章阳,工程师。
  • 基金项目:
    国家部委基金。

Design and Implementation of Multi-channel Data Acquisition Controller Based on FPGA

ZHAO Tao,GUO Meng,GU Yaliu,ZHANG Yang   

  1. (The 32nd Research Institute of China Electronics Technology Group Corporation,Shanghai 201808,China)
  • Received:2016-09-05 Online:2017-06-15 Published:2017-06-15

PDF

584

被引次数

1 | 2

摘要：

为增强通用计算机数据采集(DAQ)控制系统的实时性能,设计多通道数据采集控制器。基于现场可编程门阵列技术,采用数据采集有限状态机时序代替CPU串行指令完成通道切换与数据缓存,降低系统负载。通过时间戳同步机制,提高DAQ控制系统在多级缓冲机制下的实时性,并将该控制器逻辑移植到Cyclone IV芯片上进行实现。测试结果表明,该控制器可有效降低CPU及操作系统负载,提升数据实时性及采样带宽精度。

关键词: 数据采集控制器, 时间戳, 实时性, 多通道, 现场可编程门阵列

Abstract: In order to improve the real-time performance of Data Acquisition Controller(DAC) based on general PC,a multi-channel real-time data acquisition controller is designed.By using the Field Programmable Gate Array(FPGA) hardware technology,the data acquisition of the finite state machine is used to replace the CPU serial instruction to realize channel switching and data cache,which can reduce the load of the system.Based on the new data acquisition controller architecture,a timestamp synchronization mechanism is proposed to improve the real-time performance of the DAC control system with the multi-level buffer mechanism,and the logic of the controller is successfully transplanted to the Cyclone IV chip for implemention.The test results show that the proposed controller can alleviate the load of CPU and operating system,and improve the real-time performance of data and the precision of sampling bandwidth.

Key words: Data Acquisition Controller(DAC), timestamp, real-time, multi-channel, Field Programmable Gate Array(FPGA)

中图分类号: