[1]姬孟洛,李军,王馨,等.一种基于抽象解释的WCET自动分析工具[J].计算机工程,2006,32(14):54-56.br/
[2]SPRACKLEN L,CHOU Yuan,ABRAHAMS G.Effective instruction prefetching in chip multiprocessors for modern commercial applications[C]//Proceedings of the 11th International Symposium on High Performance Computer Architecture.Washington D.C.,USA:IEEE Press,2005:225-236.br/
[3]LIU Tiantian,ZHAO Yingchao,LI Minming,et al.Task assignment with cache partitioning and locking for WCET minimization on MPSoC[C]//Proceedings of the 39th International Conference on Parallel Processing.Washington D.C.,USA:IEEE Press,2010:573-582.br/
[4]BUI B D,CACCAMO M,SHA L,et al.Impact of cache partitioning on multi-tasking real time embedded systems[C]//Proceedings of the 14th IEEE International Conference on Embedded and Real-time Computing Systems and Applications.Washington D.C.,USA:IEEE Press,2008:101-110.br/
[5]PAOLIERI M,QUIONES E,CAZORLA F J,et al.Hardware support for WCET analysis of hard real-time multicore systems[C]//Proceedings of the 36th IEEE/ACM International Symposium on Computer Architecture.Washington D.C.,USA:IEEE Press,2009:57-68.br/
[6]THEILING H,FERDINAND C,WILHELM R.Fast and precise WCET prediction by separated cache and path analyses[J].Real-time Systems,2000,18(2-3):157-179.br/
[7]HARDY D,PUAUT I.WCET analysis of multi-level non-inclusive set-associative instruction caches[C]//Proceedings of Real-time Systems Symposium.Washington D.C.,USA:IEEE Press,2008:456-466.br/
[8]SUDIPTA C,ABHIK R.Unified cache modeling for WCET analysis and layout optimizations[C]//Proceedings of the 30th IEEE Real-time Systems Symposium.Washington D.C.,USA:IEEE Press,2009:47-56.br/
[9]CHEN Kaiyu,MALIK S,AUGUST D I.Retargetable static timing analysis for embedded software[C]//Proceedings of International Symposium on System Synthesis.New York,USA:ACM Press,2001:39-44.br/
[10]YAN Jun,ZHANG Wei.Analyzing the worst-case execution time for instruction caches with prefetching[J].ACM Transactions on Embedded Computing Systems,2008,8(1):701-719.br/
(下转第100页)
(上接第94页)
[11]王恩东,倪璠,陈继承,等.一种面向实时系统的程序基本块指令预取技术[J].软件学报,2016,27(9):2426-2442.br/
[12]GRAN R,SEGARRA J,RODRGUEZ C,et al.Optimizing a combined WCET-WCEC problem in instruction fetching for real-time systems[J].Journal of Systems Architecture,2013,59(9):667-678.br/
[13]GARSIDE J,AUDSLEYN C.WCET preserving hardware prefetch for many-core real-time systems[C]//Proceedings of the 22nd International Conference on Real-time Networks and Systems.New York,USA:ACM Press,2014:193-202.br/
[14]YUChenjie,PETROV P.Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms[C]//Proceedings of the 47th Design Automation Conference.Washington D.C.,USA:IEEE Press,2000:132-137.br/
[15]BURGER D,AUSTINT M.The simplescalar tool set,version 2.0[J].ACM SIGARCH Computer Architecture News,1997,25(3):13-25.br/
[16]Mlardalen Real-time Research Center.WCET benchmarks[EB/OL].[2017-08-31].http://www.mrtc.mdh.se/projects/wcet/benchmarks.html.br/ |